mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-04 10:30:32 +00:00
323d1f9d5b
Before this commit, the Kconfig menu in mach-uniphier only allowed us
to choose one SoC to be compiled. Each SoC has its own defconfig file
for the build-test coverage. Consequently, some defconfig files are
duplicated with only the difference in CONFIG_DEFAULT_DEVICE_TREE and
CONFIG_{SOC_NAME}=y.
Now, most of board-specific parameters have been moved to device trees,
so it makes sense to include init code of multiple SoCs into a single
image as long as the SoCs have similar architecture. In fact, some
SoCs of UniPhier family are very similar:
- PH1-LD4 and PH1-sLD8
- PH1-LD6b and ProXstream2 (will be added in the upcoming commit)
This commit will be helpful to merge some defconfig files for better
maintainability.
Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
43 lines
1.6 KiB
C
43 lines
1.6 KiB
C
/*
|
|
* Copyright (C) 2011-2015 Masahiro Yamada <yamada.masahiro@socionext.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <linux/io.h>
|
|
#include <mach/init.h>
|
|
#include <mach/sg-regs.h>
|
|
|
|
void ph1_sld8_pin_init(void)
|
|
{
|
|
/* Comment format: PAD Name -> Function Name */
|
|
|
|
#ifdef CONFIG_NAND_DENALI
|
|
sg_set_pinsel(15, 0, 8, 4); /* XNFRE_GB -> XNFRE_GB */
|
|
sg_set_pinsel(16, 0, 8, 4); /* XNFWE_GB -> XNFWE_GB */
|
|
sg_set_pinsel(17, 0, 8, 4); /* XFALE_GB -> NFALE_GB */
|
|
sg_set_pinsel(18, 0, 8, 4); /* XFCLE_GB -> NFCLE_GB */
|
|
sg_set_pinsel(19, 0, 8, 4); /* XNFWP_GB -> XFNWP_GB */
|
|
sg_set_pinsel(20, 0, 8, 4); /* XNFCE0_GB -> XNFCE0_GB */
|
|
sg_set_pinsel(21, 0, 8, 4); /* NANDRYBY0_GB -> NANDRYBY0_GB */
|
|
sg_set_pinsel(22, 0, 8, 4); /* XFNCE1_GB -> XFNCE1_GB */
|
|
sg_set_pinsel(23, 0, 8, 4); /* NANDRYBY1_GB -> NANDRYBY1_GB */
|
|
sg_set_pinsel(24, 0, 8, 4); /* NFD0_GB -> NFD0_GB */
|
|
sg_set_pinsel(25, 0, 8, 4); /* NFD1_GB -> NFD1_GB */
|
|
sg_set_pinsel(26, 0, 8, 4); /* NFD2_GB -> NFD2_GB */
|
|
sg_set_pinsel(27, 0, 8, 4); /* NFD3_GB -> NFD3_GB */
|
|
sg_set_pinsel(28, 0, 8, 4); /* NFD4_GB -> NFD4_GB */
|
|
sg_set_pinsel(29, 0, 8, 4); /* NFD5_GB -> NFD5_GB */
|
|
sg_set_pinsel(30, 0, 8, 4); /* NFD6_GB -> NFD6_GB */
|
|
sg_set_pinsel(31, 0, 8, 4); /* NFD7_GB -> NFD7_GB */
|
|
#endif
|
|
|
|
#ifdef CONFIG_USB_EHCI_UNIPHIER
|
|
sg_set_pinsel(41, 0, 8, 4); /* USB0VBUS -> USB0VBUS */
|
|
sg_set_pinsel(42, 0, 8, 4); /* USB0OD -> USB0OD */
|
|
sg_set_pinsel(43, 0, 8, 4); /* USB1VBUS -> USB1VBUS */
|
|
sg_set_pinsel(44, 0, 8, 4); /* USB1OD -> USB1OD */
|
|
/* sg_set_pinsel(114, 1, 8, 4); */ /* TXD1 -> USB2VBUS (shared with UART) */
|
|
/* sg_set_pinsel(115, 1, 8, 4); */ /* RXD1 -> USB2OD */
|
|
#endif
|
|
}
|