mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-19 11:18:28 +00:00
1a0afe1fad
We do not have to define CONFIG_4xx in board config headers because it is defined in arch/powerpc/cpu/ppc4xx/config.mk. include/configs/JSE.h defines "CONFIG_4x", not "CONFIG_4xx". I believe it is a typo because "CONFIG_4x" is not used at all in other files. So, I also deleted "CONFIG_4x" in include/configs/JSE.h. Signed-off-by: Masahiro Yamada <yamada.m@jp.panasonic.com>
276 lines
9.5 KiB
C
276 lines
9.5 KiB
C
/*
|
|
* (C) Copyright 2003 Picture Elements, Inc.
|
|
* Stephen Williams <steve@icarus.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
/*
|
|
* board/config.h - configuration options, board specific
|
|
*/
|
|
|
|
#ifndef __CONFIG_H
|
|
#define __CONFIG_H
|
|
|
|
/*
|
|
* High Level Configuration Options for the JSE board
|
|
* (Theoretically easy to change, but the board is fixed.)
|
|
*/
|
|
|
|
#define CONFIG_JSE 1
|
|
/* JSE has a PPC405GPr */
|
|
#define CONFIG_405GP 1
|
|
/* ... with a 33MHz OSC. connected to the SysCLK input */
|
|
#define CONFIG_SYS_CLK_FREQ 33333333
|
|
/* ... with on-chip memory here (4KBytes) */
|
|
#define CONFIG_SYS_OCM_DATA_ADDR 0xF4000000
|
|
#define CONFIG_SYS_OCM_DATA_SIZE 0x00001000
|
|
/* Do not set up locked dcache as init ram. */
|
|
#undef CONFIG_SYS_INIT_DCACHE_CS
|
|
|
|
#define CONFIG_SYS_TEXT_BASE 0xFFF80000
|
|
|
|
/* Map the SystemACE chip (CS#1) here. (Must be a multiple of 1Meg) */
|
|
#define CONFIG_SYSTEMACE 1
|
|
#define CONFIG_SYS_SYSTEMACE_BASE 0xf0000000
|
|
#define CONFIG_SYS_SYSTEMACE_WIDTH 8
|
|
#define CONFIG_DOS_PARTITION 1
|
|
|
|
/* Use the On-Chip-Memory (OCM) as a temporary stack for the startup code. */
|
|
#define CONFIG_SYS_TEMP_STACK_OCM 1
|
|
/* ... place INIT RAM in the OCM address */
|
|
# define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_OCM_DATA_ADDR
|
|
/* ... give it the whole init ram */
|
|
# define CONFIG_SYS_INIT_RAM_SIZE CONFIG_SYS_OCM_DATA_SIZE
|
|
/* ... Shave a bit off the end for global data */
|
|
# define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
|
|
/* ... and place the stack pointer at the top of what's left. */
|
|
# define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
|
|
|
|
/* Enable board_pre_init function */
|
|
#define CONFIG_BOARD_PRE_INIT 1
|
|
#define CONFIG_BOARD_EARLY_INIT_F 1
|
|
/* Disable post-clk setup init function */
|
|
#undef CONFIG_BOARD_POSTCLK_INIT
|
|
/* Disable call to post_init_f: late init function. */
|
|
#undef CONFIG_POST
|
|
/* Enable DRAM test. */
|
|
#define CONFIG_SYS_DRAM_TEST 1
|
|
/* Enable misc_init_r function. */
|
|
#define CONFIG_MISC_INIT_R 1
|
|
|
|
/* JSE has EEPROM chips that are good for environment. */
|
|
#undef CONFIG_ENV_IS_IN_NVRAM
|
|
#undef CONFIG_ENV_IS_IN_FLASH
|
|
#define CONFIG_ENV_IS_IN_EEPROM 1
|
|
#undef CONFIG_ENV_IS_NOWHERE
|
|
|
|
/* This is the 7bit address of the device, not including P. */
|
|
#define CONFIG_SYS_I2C_EEPROM_ADDR 0x50
|
|
/* After the device address, need one more address byte. */
|
|
#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
|
|
/* The EEPROM is 512 bytes. */
|
|
#define CONFIG_SYS_EEPROM_SIZE 512
|
|
/* The EEPROM can do 16byte ( 1 << 4 ) page writes. */
|
|
#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 4
|
|
#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10
|
|
/* Put the environment in the second half. */
|
|
#define CONFIG_ENV_OFFSET 0x00
|
|
#define CONFIG_ENV_SIZE 512
|
|
|
|
/* The JSE connects UART1 to the console tap connector. */
|
|
#define CONFIG_CONS_INDEX 2
|
|
#define CONFIG_SYS_NS16550
|
|
#define CONFIG_SYS_NS16550_SERIAL
|
|
#define CONFIG_SYS_NS16550_REG_SIZE 1
|
|
#define CONFIG_SYS_NS16550_CLK get_serial_clock()
|
|
|
|
/* Set console baudrate to 9600 */
|
|
#define CONFIG_BAUDRATE 9600
|
|
|
|
/*
|
|
* Configuration related to auto-boot.
|
|
*
|
|
* CONFIG_BOOTDELAY sets the delay (in seconds) that U-Boot will wait
|
|
* before resorting to autoboot. This value can be overridden by the
|
|
* bootdelay environment variable.
|
|
*
|
|
* CONFIG_AUTOBOOT_PROMPT is the string that U-Boot emits to warn the
|
|
* user that an autoboot will happen.
|
|
*
|
|
* CONFIG_BOOTCOMMAND is the sequence of commands that U-Boot will
|
|
* execute to boot the JSE. This loads the uimage and initrd.img files
|
|
* from CompactFlash into memory, then boots them from memory.
|
|
*
|
|
* CONFIG_BOOTARGS is the arguments passed to the Linux kernel to get
|
|
* it going on the JSE.
|
|
*/
|
|
#define CONFIG_BOOTDELAY 5
|
|
#define CONFIG_BOOTARGS "root=/dev/ram0 init=/linuxrc rw"
|
|
#define CONFIG_BOOTCOMMAND "fatload ace 0 2000000 uimage; fatload ace 0 2100000 initrd.img; bootm 2000000 2100000"
|
|
|
|
|
|
#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
|
|
#define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
|
|
|
|
#define CONFIG_PPC4xx_EMAC
|
|
#define CONFIG_MII 1 /* MII PHY management */
|
|
#define CONFIG_PHY_ADDR 1 /* PHY address */
|
|
|
|
|
|
/*
|
|
* BOOTP options
|
|
*/
|
|
#define CONFIG_BOOTP_BOOTFILESIZE
|
|
#define CONFIG_BOOTP_BOOTPATH
|
|
#define CONFIG_BOOTP_GATEWAY
|
|
#define CONFIG_BOOTP_HOSTNAME
|
|
|
|
|
|
/*
|
|
* Command line configuration.
|
|
*/
|
|
#include <config_cmd_default.h>
|
|
|
|
#define CONFIG_CMD_DHCP
|
|
#define CONFIG_CMD_EEPROM
|
|
#define CONFIG_CMD_ELF
|
|
#define CONFIG_CMD_FAT
|
|
#define CONFIG_CMD_FLASH
|
|
#define CONFIG_CMD_IRQ
|
|
#define CONFIG_CMD_MII
|
|
#define CONFIG_CMD_NET
|
|
#define CONFIG_CMD_PCI
|
|
#define CONFIG_CMD_PING
|
|
|
|
|
|
/* watchdog disabled */
|
|
#undef CONFIG_WATCHDOG
|
|
/* SPD EEPROM (sdram speed config) disabled */
|
|
#undef CONFIG_SPD_EEPROM
|
|
#undef SPD_EEPROM_ADDRESS
|
|
|
|
/*
|
|
* Miscellaneous configurable options
|
|
*/
|
|
#define CONFIG_SYS_LONGHELP /* undef to save memory */
|
|
|
|
#define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
|
|
|
|
#if defined(CONFIG_CMD_KGDB)
|
|
#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
|
|
#else
|
|
#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
|
|
#endif
|
|
#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
|
|
#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
|
|
#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
|
|
|
|
#define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */
|
|
#define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
|
|
|
|
/*
|
|
* If CONFIG_SYS_EXT_SERIAL_CLOCK, then the UART divisor is 1.
|
|
* If CONFIG_SYS_405_UART_ERRATA_59, then UART divisor is 31.
|
|
* Otherwise, UART divisor is determined by CPU Clock and CONFIG_SYS_BASE_BAUD value.
|
|
* The Linux BASE_BAUD define should match this configuration.
|
|
* baseBaud = cpuClock/(uartDivisor*16)
|
|
* If CONFIG_SYS_405_UART_ERRATA_59 and 200MHz CPU clock,
|
|
* set Linux BASE_BAUD to 403200.
|
|
*/
|
|
#undef CONFIG_SYS_EXT_SERIAL_CLOCK /* external serial clock */
|
|
#undef CONFIG_SYS_405_UART_ERRATA_59 /* 405GP/CR Rev. D silicon */
|
|
#define CONFIG_SYS_BASE_BAUD 691200
|
|
|
|
/* The following table includes the supported baudrates */
|
|
#define CONFIG_SYS_BAUDRATE_TABLE \
|
|
{300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200, 230400}
|
|
|
|
#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
|
|
#define CONFIG_SYS_EXTBDINFO 1 /* To use extended board_into (bd_t) */
|
|
|
|
#define CONFIG_SYS_I2C
|
|
#define CONFIG_SYS_I2C_PPC4XX
|
|
#define CONFIG_SYS_I2C_PPC4XX_CH0
|
|
#define CONFIG_SYS_I2C_PPC4XX_SPEED_0 400000
|
|
#define CONFIG_SYS_I2C_PPC4XX_SLAVE_0 0x7F
|
|
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* PCI stuff
|
|
*-----------------------------------------------------------------------
|
|
*/
|
|
#define PCI_HOST_ADAPTER 0 /* configure ar pci adapter */
|
|
#define PCI_HOST_FORCE 1 /* configure as pci host */
|
|
#define PCI_HOST_AUTO 2 /* detected via arbiter enable */
|
|
|
|
#define CONFIG_PCI /* include pci support */
|
|
#define CONFIG_PCI_INDIRECT_BRIDGE /* indirect PCI bridge support */
|
|
#define CONFIG_PCI_HOST PCI_HOST_FORCE /* select pci host function */
|
|
#undef CONFIG_PCI_PNP /* do pci plug-and-play */
|
|
/* resource configuration */
|
|
|
|
#define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x0000 /* PCI Vendor ID: to-do!!! */
|
|
#define CONFIG_SYS_PCI_SUBSYS_DEVICEID 0x0000 /* PCI Device ID: to-do!!! */
|
|
#define CONFIG_SYS_PCI_PTM1LA 0x00000000 /* point to sdram */
|
|
#define CONFIG_SYS_PCI_PTM1MS 0x80000001 /* 2GB, enable hard-wired to 1 */
|
|
#define CONFIG_SYS_PCI_PTM1PCI 0x00000000 /* Host: use this pci address */
|
|
#define CONFIG_SYS_PCI_PTM2LA 0x00000000 /* disabled */
|
|
#define CONFIG_SYS_PCI_PTM2MS 0x00000000 /* disabled */
|
|
#define CONFIG_SYS_PCI_PTM2PCI 0x04000000 /* Host: use this pci address */
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* External peripheral base address
|
|
*-----------------------------------------------------------------------
|
|
*/
|
|
#undef CONFIG_IDE_LED /* no led for ide supported */
|
|
#undef CONFIG_IDE_RESET /* no reset for ide supported */
|
|
|
|
#define CONFIG_SYS_KEY_REG_BASE_ADDR 0xF0100000
|
|
#define CONFIG_SYS_IR_REG_BASE_ADDR 0xF0200000
|
|
#define CONFIG_SYS_FPGA_REG_BASE_ADDR 0xF0300000
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* Start addresses for the final memory configuration
|
|
* (Set up by the startup code)
|
|
* Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
|
|
*/
|
|
#define CONFIG_SYS_SDRAM_BASE 0x00000000
|
|
#define CONFIG_SYS_FLASH_BASE 0xFFF80000
|
|
#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
|
|
#define CONFIG_SYS_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Monitor */
|
|
#define CONFIG_SYS_MALLOC_LEN (128 * 1024) /* Reserve 128 kB for malloc() */
|
|
|
|
/*
|
|
* For booting Linux, the board info and command line data
|
|
* have to be in the first 8 MB of memory, since this is
|
|
* the maximum mapped by the Linux kernel during initialization.
|
|
*/
|
|
#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* FLASH organization
|
|
*/
|
|
#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
|
|
#define CONFIG_SYS_MAX_FLASH_SECT 256 /* max number of sectors on one chip */
|
|
|
|
#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
|
|
#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
|
|
|
|
/*
|
|
* Init Memory Controller:
|
|
*
|
|
* BR0/1 and OR0/1 (FLASH)
|
|
*/
|
|
|
|
#define FLASH_BASE0_PRELIM CONFIG_SYS_FLASH_BASE /* FLASH bank #0 */
|
|
#define FLASH_BASE1_PRELIM 0 /* FLASH bank #1 */
|
|
|
|
|
|
/* Configuration Port location */
|
|
#define CONFIG_PORT_ADDR 0xF0000500
|
|
|
|
#if defined(CONFIG_CMD_KGDB)
|
|
#define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
|
|
#endif
|
|
#endif /* __CONFIG_H */
|