mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-14 17:07:38 +00:00
a8c13c777e
Introduce a new version of the ddr driver which has the ability to support different variations of the controller. Also introduce support for the 32bit variation of the controller which is what was already supported by the previous version used for J721e and J7200. Signed-off-by: Dave Gerlach <d-gerlach@ti.com>
73 lines
2.3 KiB
C
73 lines
2.3 KiB
C
/* SPDX-License-Identifier: BSD-3-Clause */
|
|
/*
|
|
* Cadence DDR Driver
|
|
*
|
|
* Copyright (C) 2012-2021 Cadence Design Systems, Inc.
|
|
* Copyright (C) 2018-2021 Texas Instruments Incorporated - https://www.ti.com/
|
|
*/
|
|
|
|
#ifndef LPDDR4_H
|
|
#define LPDDR4_H
|
|
|
|
#include "lpddr4_ctl_regs.h"
|
|
#include "lpddr4_sanity.h"
|
|
#ifdef CONFIG_K3_AM64_DDRSS
|
|
#include "lpddr4_16bit.h"
|
|
#include "lpddr4_16bit_sanity.h"
|
|
#else
|
|
#include "lpddr4_32bit.h"
|
|
#include "lpddr4_32bit_sanity.h"
|
|
#endif
|
|
|
|
#ifdef REG_WRITE_VERIF
|
|
#include "lpddr4_ctl_regs_rw_masks.h"
|
|
#endif
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
#define PRODUCT_ID (0x1046U)
|
|
|
|
#define LPDDR4_BIT_MASK (0x1U)
|
|
#define BYTE_MASK (0xffU)
|
|
#define NIBBLE_MASK (0xfU)
|
|
|
|
#define WORD_SHIFT (32U)
|
|
#define WORD_MASK (0xffffffffU)
|
|
#define SLICE_WIDTH (0x100)
|
|
|
|
#define CTL_OFFSET 0
|
|
#define PI_OFFSET (((u32)1) << 11)
|
|
#define PHY_OFFSET (((u32)1) << 12)
|
|
|
|
#define CTL_INT_MASK_ALL ((u32)LPDDR4_LOR_BITS - WORD_SHIFT)
|
|
|
|
#define PLL_READY (0x3U)
|
|
#define IO_CALIB_DONE ((u32)0x1U << 23U)
|
|
#define IO_CALIB_FIELD ((u32)NIBBLE_MASK << 28U)
|
|
#define IO_CALIB_STATE ((u32)0xBU << 28U)
|
|
#define RX_CAL_DONE ((u32)LPDDR4_BIT_MASK << 4U)
|
|
#define CA_TRAIN_RL (((u32)LPDDR4_BIT_MASK << 5U) | ((u32)LPDDR4_BIT_MASK << 4U))
|
|
#define WR_LVL_STATE (((u32)NIBBLE_MASK) << 13U)
|
|
#define GATE_LVL_ERROR_FIELDS (((u32)LPDDR4_BIT_MASK << 7U) | ((u32)LPDDR4_BIT_MASK << 6U))
|
|
#define READ_LVL_ERROR_FIELDS ((((u32)NIBBLE_MASK) << 28U) | (((u32)BYTE_MASK) << 16U))
|
|
#define DQ_LVL_STATUS (((u32)LPDDR4_BIT_MASK << 26U) | (((u32)BYTE_MASK) << 18U))
|
|
|
|
#define CDN_TRUE 1U
|
|
#define CDN_FALSE 0U
|
|
|
|
void lpddr4_setsettings(lpddr4_ctlregs *ctlregbase, const bool errorfound);
|
|
volatile u32 *lpddr4_addoffset(volatile u32 *addr, u32 regoffset);
|
|
u32 lpddr4_pollctlirq(const lpddr4_privatedata *pd, lpddr4_intr_ctlinterrupt irqbit, u32 delay);
|
|
bool lpddr4_checklvlerrors(const lpddr4_privatedata *pd, lpddr4_debuginfo *debuginfo, bool errfound);
|
|
void lpddr4_seterrors(lpddr4_ctlregs *ctlregbase, lpddr4_debuginfo *debuginfo, u8 *errfoundptr);
|
|
|
|
u32 lpddr4_enablepiinitiator(const lpddr4_privatedata *pd);
|
|
void lpddr4_checkwrlvlerror(lpddr4_ctlregs *ctlregbase, lpddr4_debuginfo *debuginfo, bool *errfoundptr);
|
|
u32 lpddr4_checkmmrreaderror(const lpddr4_privatedata *pd, u64 *mmrvalue, u8 *mrrstatus);
|
|
u32 lpddr4_getdslicemask(u32 dslicenum, u32 arrayoffset);
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
#endif /* LPDDR4_H */
|