mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-18 02:38:56 +00:00
fb2b88567d
It allows using this feature without enabling the "fpga loads" command. Signed-off-by: Oleksandr Suvorov <oleksandr.suvorov@foundries.io> Co-developed-by: Adrian Fiergolski <adrian.fiergolski@fastree3d.com> Signed-off-by: Adrian Fiergolski <adrian.fiergolski@fastree3d.com> Tested-by: Ricardo Salveti <ricardo@foundries.io> Tested-by: Adrian Fiergolski <adrian.fiergolski@fastree3d.com> Link: https://lore.kernel.org/r/20220722141614.297383-2-oleksandr.suvorov@foundries.io Signed-off-by: Michal Simek <michal.simek@amd.com>
121 lines
3.5 KiB
Text
121 lines
3.5 KiB
Text
menu "FPGA support"
|
|
|
|
config FPGA
|
|
bool
|
|
|
|
config FPGA_ALTERA
|
|
bool "Enable Altera FPGA drivers"
|
|
select FPGA
|
|
help
|
|
Say Y here to enable the Altera FPGA driver
|
|
|
|
This provides basic infrastructure to support Altera FPGA devices.
|
|
Enable Altera FPGA specific functions which includes bitstream
|
|
(in BIT format), fpga and device validation.
|
|
|
|
config FPGA_SOCFPGA
|
|
bool "Enable Gen5 and Arria10 common FPGA drivers"
|
|
select FPGA_ALTERA
|
|
help
|
|
Say Y here to enable the Gen5 and Arria10 common FPGA driver
|
|
|
|
This provides common functionality for Gen5 and Arria10 devices.
|
|
|
|
config FPGA_STRATIX_V
|
|
bool "Enable Stratix V FPGA drivers"
|
|
depends on FPGA_ALTERA
|
|
help
|
|
Say Y here to enable the Altera Stratix V FPGA specific driver.
|
|
|
|
config FPGA_CYCLON2
|
|
bool "Enable Altera FPGA driver for Cyclone II"
|
|
depends on FPGA_ALTERA
|
|
help
|
|
Say Y here to enable the Altera Cyclone II FPGA specific driver
|
|
|
|
This provides common functionality for Altera Cyclone II devices.
|
|
Enable FPGA driver for loading bitstream in BIT and BIN format
|
|
on Altera Cyclone II device.
|
|
|
|
config FPGA_INTEL_SDM_MAILBOX
|
|
bool "Enable Intel FPGA Full Reconfiguration SDM Mailbox driver"
|
|
depends on TARGET_SOCFPGA_SOC64
|
|
select FPGA_ALTERA
|
|
help
|
|
Say Y here to enable the Intel FPGA Full Reconfig SDM Mailbox driver
|
|
|
|
This provides common functionality for Intel FPGA devices.
|
|
Enable FPGA driver for writing full bitstream into Intel FPGA
|
|
devices through SDM (Secure Device Manager) Mailbox.
|
|
|
|
config FPGA_XILINX
|
|
bool "Enable Xilinx FPGA drivers"
|
|
select FPGA
|
|
help
|
|
Enable Xilinx FPGA specific functions which includes bitstream
|
|
(in BIT format), fpga and device validation.
|
|
|
|
config FPGA_ZYNQMPPL
|
|
bool "Enable Xilinx FPGA driver for ZynqMP"
|
|
depends on FPGA_XILINX
|
|
help
|
|
Enable FPGA driver for loading bitstream in BIT and BIN format
|
|
on Xilinx Zynq UltraScale+ (ZynqMP) device.
|
|
|
|
config FPGA_VERSALPL
|
|
bool "Enable Xilinx FPGA driver for Versal"
|
|
depends on FPGA_XILINX
|
|
help
|
|
Enable FPGA driver for loading bitstream in PDI format on Xilinx
|
|
Versal device. PDI is a new programmable device image format for
|
|
Versal. The bitstream will only be generated as PDI for Versal
|
|
platform.
|
|
|
|
config FPGA_SPARTAN3
|
|
bool "Enable Spartan3 FPGA driver"
|
|
depends on FPGA_XILINX
|
|
help
|
|
Enable Spartan3 FPGA driver for loading in BIT format.
|
|
|
|
config FPGA_VIRTEX2
|
|
bool "Enable Xilinx Virtex-II and later FPGA driver"
|
|
depends on FPGA_XILINX
|
|
help
|
|
Enable Virtex-II FPGA driver for loading in BIT format. This driver
|
|
also supports many newer Xilinx FPGA families.
|
|
|
|
config FPGA_ZYNQPL
|
|
bool "Enable Xilinx FPGA for Zynq"
|
|
depends on ARCH_ZYNQ
|
|
help
|
|
Enable FPGA driver for loading bitstream in BIT and BIN format
|
|
on Xilinx Zynq devices.
|
|
|
|
config SYS_FPGA_CHECK_CTRLC
|
|
bool "Allow Control-C to interrupt FPGA configuration"
|
|
depends on FPGA
|
|
help
|
|
User can interrupt FPGA configuration by pressing CTRL+C.
|
|
|
|
config SYS_FPGA_PROG_FEEDBACK
|
|
bool "Progress output during FPGA configuration"
|
|
depends on FPGA
|
|
default y if FPGA_VIRTEX2
|
|
help
|
|
Enable printing of hash marks during FPGA configuration.
|
|
|
|
config FPGA_LOAD_SECURE
|
|
bool "Enable loading secure bitstreams"
|
|
depends on FPGA
|
|
help
|
|
Enables the fpga loads() functions that are used to load secure
|
|
(authenticated or encrypted or both) bitstreams on to FPGA.
|
|
|
|
config SPL_FPGA_LOAD_SECURE
|
|
bool "Enable loading secure bitstreams for SPL"
|
|
depends on SPL_FPGA
|
|
help
|
|
Enables the fpga loads() functions that are used to load secure
|
|
(authenticated or encrypted or both) bitstreams on to FPGA.
|
|
|
|
endmenu
|