mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-26 06:30:39 +00:00
83d290c56f
When U-Boot started using SPDX tags we were among the early adopters and there weren't a lot of other examples to borrow from. So we picked the area of the file that usually had a full license text and replaced it with an appropriate SPDX-License-Identifier: entry. Since then, the Linux Kernel has adopted SPDX tags and they place it as the very first line in a file (except where shebangs are used, then it's second line) and with slightly different comment styles than us. In part due to community overlap, in part due to better tag visibility and in part for other minor reasons, switch over to that style. This commit changes all instances where we have a single declared license in the tag as both the before and after are identical in tag contents. There's also a few places where I found we did not have a tag and have introduced one. Signed-off-by: Tom Rini <trini@konsulko.com>
354 lines
7.2 KiB
C
354 lines
7.2 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* (C) Copyright 2009 Industrie Dial Face S.p.A.
|
|
* Luigi 'Comio' Mantellini <luigi.mantellini@idf-hit.com>
|
|
*
|
|
* (C) Copyright 2001
|
|
* Gerald Van Baren, Custom IDEAS, vanbaren@cideas.com.
|
|
*/
|
|
|
|
/*
|
|
* This provides a bit-banged interface to the ethernet MII management
|
|
* channel.
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <ioports.h>
|
|
#include <ppc_asm.tmpl>
|
|
#include <miiphy.h>
|
|
|
|
#define BB_MII_RELOCATE(v,off) (v += (v?off:0))
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
#ifndef CONFIG_BITBANGMII_MULTI
|
|
|
|
/*
|
|
* If CONFIG_BITBANGMII_MULTI is not defined we use a
|
|
* compatibility layer with the previous miiphybb implementation
|
|
* based on macros usage.
|
|
*
|
|
*/
|
|
static int bb_mii_init_wrap(struct bb_miiphy_bus *bus)
|
|
{
|
|
#ifdef MII_INIT
|
|
MII_INIT;
|
|
#endif
|
|
return 0;
|
|
}
|
|
|
|
static int bb_mdio_active_wrap(struct bb_miiphy_bus *bus)
|
|
{
|
|
#ifdef MDIO_DECLARE
|
|
MDIO_DECLARE;
|
|
#endif
|
|
MDIO_ACTIVE;
|
|
return 0;
|
|
}
|
|
|
|
static int bb_mdio_tristate_wrap(struct bb_miiphy_bus *bus)
|
|
{
|
|
#ifdef MDIO_DECLARE
|
|
MDIO_DECLARE;
|
|
#endif
|
|
MDIO_TRISTATE;
|
|
return 0;
|
|
}
|
|
|
|
static int bb_set_mdio_wrap(struct bb_miiphy_bus *bus, int v)
|
|
{
|
|
#ifdef MDIO_DECLARE
|
|
MDIO_DECLARE;
|
|
#endif
|
|
MDIO(v);
|
|
return 0;
|
|
}
|
|
|
|
static int bb_get_mdio_wrap(struct bb_miiphy_bus *bus, int *v)
|
|
{
|
|
#ifdef MDIO_DECLARE
|
|
MDIO_DECLARE;
|
|
#endif
|
|
*v = MDIO_READ;
|
|
return 0;
|
|
}
|
|
|
|
static int bb_set_mdc_wrap(struct bb_miiphy_bus *bus, int v)
|
|
{
|
|
#ifdef MDC_DECLARE
|
|
MDC_DECLARE;
|
|
#endif
|
|
MDC(v);
|
|
return 0;
|
|
}
|
|
|
|
static int bb_delay_wrap(struct bb_miiphy_bus *bus)
|
|
{
|
|
MIIDELAY;
|
|
return 0;
|
|
}
|
|
|
|
struct bb_miiphy_bus bb_miiphy_buses[] = {
|
|
{
|
|
.name = BB_MII_DEVNAME,
|
|
.init = bb_mii_init_wrap,
|
|
.mdio_active = bb_mdio_active_wrap,
|
|
.mdio_tristate = bb_mdio_tristate_wrap,
|
|
.set_mdio = bb_set_mdio_wrap,
|
|
.get_mdio = bb_get_mdio_wrap,
|
|
.set_mdc = bb_set_mdc_wrap,
|
|
.delay = bb_delay_wrap,
|
|
}
|
|
};
|
|
|
|
int bb_miiphy_buses_num = sizeof(bb_miiphy_buses) /
|
|
sizeof(bb_miiphy_buses[0]);
|
|
#endif
|
|
|
|
void bb_miiphy_init(void)
|
|
{
|
|
int i;
|
|
|
|
for (i = 0; i < bb_miiphy_buses_num; i++) {
|
|
#if defined(CONFIG_NEEDS_MANUAL_RELOC)
|
|
/* Relocate the hook pointers*/
|
|
BB_MII_RELOCATE(bb_miiphy_buses[i].init, gd->reloc_off);
|
|
BB_MII_RELOCATE(bb_miiphy_buses[i].mdio_active, gd->reloc_off);
|
|
BB_MII_RELOCATE(bb_miiphy_buses[i].mdio_tristate, gd->reloc_off);
|
|
BB_MII_RELOCATE(bb_miiphy_buses[i].set_mdio, gd->reloc_off);
|
|
BB_MII_RELOCATE(bb_miiphy_buses[i].get_mdio, gd->reloc_off);
|
|
BB_MII_RELOCATE(bb_miiphy_buses[i].set_mdc, gd->reloc_off);
|
|
BB_MII_RELOCATE(bb_miiphy_buses[i].delay, gd->reloc_off);
|
|
#endif
|
|
if (bb_miiphy_buses[i].init != NULL) {
|
|
bb_miiphy_buses[i].init(&bb_miiphy_buses[i]);
|
|
}
|
|
}
|
|
}
|
|
|
|
static inline struct bb_miiphy_bus *bb_miiphy_getbus(const char *devname)
|
|
{
|
|
#ifdef CONFIG_BITBANGMII_MULTI
|
|
int i;
|
|
|
|
/* Search the correct bus */
|
|
for (i = 0; i < bb_miiphy_buses_num; i++) {
|
|
if (!strcmp(bb_miiphy_buses[i].name, devname)) {
|
|
return &bb_miiphy_buses[i];
|
|
}
|
|
}
|
|
return NULL;
|
|
#else
|
|
/* We have just one bitbanging bus */
|
|
return &bb_miiphy_buses[0];
|
|
#endif
|
|
}
|
|
|
|
/*****************************************************************************
|
|
*
|
|
* Utility to send the preamble, address, and register (common to read
|
|
* and write).
|
|
*/
|
|
static void miiphy_pre(struct bb_miiphy_bus *bus, char read,
|
|
unsigned char addr, unsigned char reg)
|
|
{
|
|
int j;
|
|
|
|
/*
|
|
* Send a 32 bit preamble ('1's) with an extra '1' bit for good measure.
|
|
* The IEEE spec says this is a PHY optional requirement. The AMD
|
|
* 79C874 requires one after power up and one after a MII communications
|
|
* error. This means that we are doing more preambles than we need,
|
|
* but it is safer and will be much more robust.
|
|
*/
|
|
|
|
bus->mdio_active(bus);
|
|
bus->set_mdio(bus, 1);
|
|
for (j = 0; j < 32; j++) {
|
|
bus->set_mdc(bus, 0);
|
|
bus->delay(bus);
|
|
bus->set_mdc(bus, 1);
|
|
bus->delay(bus);
|
|
}
|
|
|
|
/* send the start bit (01) and the read opcode (10) or write (10) */
|
|
bus->set_mdc(bus, 0);
|
|
bus->set_mdio(bus, 0);
|
|
bus->delay(bus);
|
|
bus->set_mdc(bus, 1);
|
|
bus->delay(bus);
|
|
bus->set_mdc(bus, 0);
|
|
bus->set_mdio(bus, 1);
|
|
bus->delay(bus);
|
|
bus->set_mdc(bus, 1);
|
|
bus->delay(bus);
|
|
bus->set_mdc(bus, 0);
|
|
bus->set_mdio(bus, read);
|
|
bus->delay(bus);
|
|
bus->set_mdc(bus, 1);
|
|
bus->delay(bus);
|
|
bus->set_mdc(bus, 0);
|
|
bus->set_mdio(bus, !read);
|
|
bus->delay(bus);
|
|
bus->set_mdc(bus, 1);
|
|
bus->delay(bus);
|
|
|
|
/* send the PHY address */
|
|
for (j = 0; j < 5; j++) {
|
|
bus->set_mdc(bus, 0);
|
|
if ((addr & 0x10) == 0) {
|
|
bus->set_mdio(bus, 0);
|
|
} else {
|
|
bus->set_mdio(bus, 1);
|
|
}
|
|
bus->delay(bus);
|
|
bus->set_mdc(bus, 1);
|
|
bus->delay(bus);
|
|
addr <<= 1;
|
|
}
|
|
|
|
/* send the register address */
|
|
for (j = 0; j < 5; j++) {
|
|
bus->set_mdc(bus, 0);
|
|
if ((reg & 0x10) == 0) {
|
|
bus->set_mdio(bus, 0);
|
|
} else {
|
|
bus->set_mdio(bus, 1);
|
|
}
|
|
bus->delay(bus);
|
|
bus->set_mdc(bus, 1);
|
|
bus->delay(bus);
|
|
reg <<= 1;
|
|
}
|
|
}
|
|
|
|
/*****************************************************************************
|
|
*
|
|
* Read a MII PHY register.
|
|
*
|
|
* Returns:
|
|
* 0 on success
|
|
*/
|
|
int bb_miiphy_read(struct mii_dev *miidev, int addr, int devad, int reg)
|
|
{
|
|
unsigned short rdreg; /* register working value */
|
|
int v;
|
|
int j; /* counter */
|
|
struct bb_miiphy_bus *bus;
|
|
|
|
bus = bb_miiphy_getbus(miidev->name);
|
|
if (bus == NULL) {
|
|
return -1;
|
|
}
|
|
|
|
miiphy_pre (bus, 1, addr, reg);
|
|
|
|
/* tri-state our MDIO I/O pin so we can read */
|
|
bus->set_mdc(bus, 0);
|
|
bus->mdio_tristate(bus);
|
|
bus->delay(bus);
|
|
bus->set_mdc(bus, 1);
|
|
bus->delay(bus);
|
|
|
|
/* check the turnaround bit: the PHY should be driving it to zero */
|
|
bus->get_mdio(bus, &v);
|
|
if (v != 0) {
|
|
/* puts ("PHY didn't drive TA low\n"); */
|
|
for (j = 0; j < 32; j++) {
|
|
bus->set_mdc(bus, 0);
|
|
bus->delay(bus);
|
|
bus->set_mdc(bus, 1);
|
|
bus->delay(bus);
|
|
}
|
|
/* There is no PHY, return */
|
|
return -1;
|
|
}
|
|
|
|
bus->set_mdc(bus, 0);
|
|
bus->delay(bus);
|
|
|
|
/* read 16 bits of register data, MSB first */
|
|
rdreg = 0;
|
|
for (j = 0; j < 16; j++) {
|
|
bus->set_mdc(bus, 1);
|
|
bus->delay(bus);
|
|
rdreg <<= 1;
|
|
bus->get_mdio(bus, &v);
|
|
rdreg |= (v & 0x1);
|
|
bus->set_mdc(bus, 0);
|
|
bus->delay(bus);
|
|
}
|
|
|
|
bus->set_mdc(bus, 1);
|
|
bus->delay(bus);
|
|
bus->set_mdc(bus, 0);
|
|
bus->delay(bus);
|
|
bus->set_mdc(bus, 1);
|
|
bus->delay(bus);
|
|
|
|
#ifdef DEBUG
|
|
printf("miiphy_read(0x%x) @ 0x%x = 0x%04x\n", reg, addr, rdreg);
|
|
#endif
|
|
|
|
return rdreg;
|
|
}
|
|
|
|
|
|
/*****************************************************************************
|
|
*
|
|
* Write a MII PHY register.
|
|
*
|
|
* Returns:
|
|
* 0 on success
|
|
*/
|
|
int bb_miiphy_write(struct mii_dev *miidev, int addr, int devad, int reg,
|
|
u16 value)
|
|
{
|
|
struct bb_miiphy_bus *bus;
|
|
int j; /* counter */
|
|
|
|
bus = bb_miiphy_getbus(miidev->name);
|
|
if (bus == NULL) {
|
|
/* Bus not found! */
|
|
return -1;
|
|
}
|
|
|
|
miiphy_pre (bus, 0, addr, reg);
|
|
|
|
/* send the turnaround (10) */
|
|
bus->set_mdc(bus, 0);
|
|
bus->set_mdio(bus, 1);
|
|
bus->delay(bus);
|
|
bus->set_mdc(bus, 1);
|
|
bus->delay(bus);
|
|
bus->set_mdc(bus, 0);
|
|
bus->set_mdio(bus, 0);
|
|
bus->delay(bus);
|
|
bus->set_mdc(bus, 1);
|
|
bus->delay(bus);
|
|
|
|
/* write 16 bits of register data, MSB first */
|
|
for (j = 0; j < 16; j++) {
|
|
bus->set_mdc(bus, 0);
|
|
if ((value & 0x00008000) == 0) {
|
|
bus->set_mdio(bus, 0);
|
|
} else {
|
|
bus->set_mdio(bus, 1);
|
|
}
|
|
bus->delay(bus);
|
|
bus->set_mdc(bus, 1);
|
|
bus->delay(bus);
|
|
value <<= 1;
|
|
}
|
|
|
|
/*
|
|
* Tri-state the MDIO line.
|
|
*/
|
|
bus->mdio_tristate(bus);
|
|
bus->set_mdc(bus, 0);
|
|
bus->delay(bus);
|
|
bus->set_mdc(bus, 1);
|
|
bus->delay(bus);
|
|
|
|
return 0;
|
|
}
|