mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-11 05:42:58 +00:00
212 lines
5.9 KiB
C
212 lines
5.9 KiB
C
/*
|
|
* (C) Copyright 2007
|
|
* Stelian Pop <stelian.pop <at> leadtechdesign.com>
|
|
* Lead Tech Design <www.leadtechdesign.com>
|
|
*
|
|
* Configuation settings for the AT91CAP9ADK board.
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#ifndef __CONFIG_H
|
|
#define __CONFIG_H
|
|
|
|
/* ARM asynchronous clock */
|
|
#define AT91C_MAIN_CLOCK 200000000 /* from 12 MHz crystal */
|
|
#define AT91C_MASTER_CLOCK 100000000 /* peripheral = main / 2 */
|
|
#define CFG_HZ 1000000 /* 1us resolution */
|
|
|
|
#define AT91_SLOW_CLOCK 32768 /* slow clock */
|
|
|
|
#define CONFIG_ARM926EJS 1 /* This is an ARM926EJS Core */
|
|
#define CONFIG_AT91CAP9 1 /* It's an Atmel AT91CAP9 SoC */
|
|
#define CONFIG_AT91CAP9ADK 1 /* on an AT91CAP9ADK Board */
|
|
#undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
|
|
|
|
#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
|
|
#define CONFIG_SETUP_MEMORY_TAGS 1
|
|
#define CONFIG_INITRD_TAG 1
|
|
|
|
#define CONFIG_SKIP_LOWLEVEL_INIT
|
|
#define CONFIG_SKIP_RELOCATE_UBOOT
|
|
|
|
#define ROUND(A, B) (((A) + (B)) & ~((B) - 1))
|
|
/*
|
|
* Size of malloc() pool
|
|
*/
|
|
#define CFG_MALLOC_LEN ROUND(CFG_ENV_SIZE + 128*1024, 0x1000)
|
|
#define CFG_GBL_DATA_SIZE 128 /* 128 bytes for initial data */
|
|
|
|
#define CONFIG_BAUDRATE 115200
|
|
|
|
/*
|
|
* Hardware drivers
|
|
*/
|
|
|
|
#define CONFIG_ATMEL_USART 1
|
|
#undef CONFIG_USART0
|
|
#undef CONFIG_USART1
|
|
#undef CONFIG_USART2
|
|
#define CONFIG_USART3 1 /* USART 3 is DBGU */
|
|
|
|
#define CONFIG_BOOTDELAY 3
|
|
#define CONFIG_BOOTARGS "console=ttyS0,115200 " \
|
|
"root=/dev/mtdblock1 rw rootfstype=jffs2"
|
|
|
|
/* #define CONFIG_ENV_OVERWRITE 1 */
|
|
|
|
/*
|
|
* BOOTP options
|
|
*/
|
|
#define CONFIG_BOOTP_BOOTFILESIZE 1
|
|
#define CONFIG_BOOTP_BOOTPATH 1
|
|
#define CONFIG_BOOTP_GATEWAY 1
|
|
#define CONFIG_BOOTP_HOSTNAME 1
|
|
|
|
/*
|
|
* Command line configuration.
|
|
*/
|
|
#include <config_cmd_default.h>
|
|
#undef CONFIG_CMD_BDI
|
|
#undef CONFIG_CMD_IMI
|
|
#undef CONFIG_CMD_AUTOSCRIPT
|
|
#undef CONFIG_CMD_FPGA
|
|
#undef CONFIG_CMD_LOADS
|
|
|
|
#define CONFIG_CMD_PING 1
|
|
#define CONFIG_CMD_DHCP 1
|
|
#define CONFIG_CMD_NAND 1
|
|
#define CONFIG_CMD_USB 1
|
|
|
|
/* SDRAM: Careful: this supposes an AT91CAP-MEM33 expansion card */
|
|
#define CONFIG_NR_DRAM_BANKS 1
|
|
#define PHYS_SDRAM 0x70000000
|
|
#define PHYS_SDRAM_SIZE 0x04000000 /* 64 megs */
|
|
|
|
/* DataFlash */
|
|
#define CONFIG_HAS_DATAFLASH 1
|
|
#define CFG_SPI_WRITE_TOUT (5*CFG_HZ)
|
|
#define CFG_MAX_DATAFLASH_BANKS 1
|
|
#define CFG_DATAFLASH_LOGIC_ADDR_CS0 0xC0000000 /* CS0 */
|
|
#define CONFIG_NEW_PARTITION 1
|
|
|
|
/* NOR flash */
|
|
#define CFG_FLASH_CFI 1
|
|
#define CFG_FLASH_CFI_DRIVER 1
|
|
#define PHYS_FLASH_1 0x10000000
|
|
#define CFG_FLASH_BASE PHYS_FLASH_1
|
|
#define CFG_MAX_FLASH_SECT 256
|
|
#define CFG_MAX_FLASH_BANKS 1
|
|
|
|
#define AT91C_FLASH_NWE_SETUP (4 << 0)
|
|
#define AT91C_FLASH_NCS_WR_SETUP (2 << 8)
|
|
#define AT91C_FLASH_NRD_SETUP (4 << 16)
|
|
#define AT91C_FLASH_NCS_RD_SETUP (2 << 24)
|
|
|
|
#define AT91C_FLASH_NWE_PULSE (8 << 0)
|
|
#define AT91C_FLASH_NCS_WR_PULSE (10 << 8)
|
|
#define AT91C_FLASH_NRD_PULSE (8 << 16)
|
|
#define AT91C_FLASH_NCS_RD_PULSE (10 << 24)
|
|
|
|
#define AT91C_FLASH_NWE_CYCLE (16 << 0)
|
|
#define AT91C_FLASH_NRD_CYCLE (16 << 16)
|
|
|
|
/* NAND flash */
|
|
#define NAND_MAX_CHIPS 1
|
|
#define CFG_MAX_NAND_DEVICE 1
|
|
#define CFG_NAND_BASE 0x40000000
|
|
|
|
#define AT91C_SM_NWE_SETUP (2 << 0)
|
|
#define AT91C_SM_NCS_WR_SETUP (1 << 8)
|
|
#define AT91C_SM_NRD_SETUP (2 << 16)
|
|
#define AT91C_SM_NCS_RD_SETUP (1 << 24)
|
|
|
|
#define AT91C_SM_NWE_PULSE (4 << 0)
|
|
#define AT91C_SM_NCS_WR_PULSE (6 << 8)
|
|
#define AT91C_SM_NRD_PULSE (4 << 16)
|
|
#define AT91C_SM_NCS_RD_PULSE (6 << 24)
|
|
|
|
#define AT91C_SM_NWE_CYCLE (8 << 0)
|
|
#define AT91C_SM_NRD_CYCLE (8 << 16)
|
|
|
|
#define AT91C_SM_TDF (1 << 16)
|
|
|
|
/* Ethernet */
|
|
#define CONFIG_MACB 1
|
|
#define CONFIG_RMII 1
|
|
#define CONFIG_NET_MULTI 1
|
|
#define CONFIG_NET_RETRY_COUNT 20
|
|
#define CONFIG_RESET_PHY_R 1
|
|
|
|
/* USB */
|
|
#define CONFIG_USB_OHCI_NEW 1
|
|
#define LITTLEENDIAN 1
|
|
#define CONFIG_DOS_PARTITION 1
|
|
#define CFG_USB_OHCI_CPU_INIT 1
|
|
#define CFG_USB_OHCI_REGS_BASE 0x00700000 /* AT91C_BASE_UHP */
|
|
#define CFG_USB_OHCI_SLOT_NAME "at91cap9"
|
|
#define CFG_USB_OHCI_MAX_ROOT_PORTS 2
|
|
|
|
|
|
#define CFG_LOAD_ADDR 0x72000000 /* load address */
|
|
|
|
#define CFG_MEMTEST_START PHYS_SDRAM
|
|
#define CFG_MEMTEST_END 0x73000000
|
|
|
|
#define CFG_USE_DATAFLASH 1
|
|
#undef CFG_USE_NORFLASH
|
|
|
|
#ifdef CFG_USE_DATAFLASH
|
|
|
|
/* bootstrap + u-boot + env + linux in dataflash */
|
|
#define CFG_ENV_IS_IN_DATAFLASH 1
|
|
#define CFG_MONITOR_BASE (CFG_DATAFLASH_LOGIC_ADDR_CS0 + 0x8400)
|
|
#define CFG_ENV_OFFSET 0x4200
|
|
#define CFG_ENV_ADDR (CFG_DATAFLASH_LOGIC_ADDR_CS0 + CFG_ENV_OFFSET)
|
|
#define CFG_ENV_SIZE 0x4200
|
|
#define CONFIG_BOOTCOMMAND "cp.b 0xC003DE00 0x72000000 0x200040; bootm"
|
|
|
|
#else
|
|
|
|
/* bootstrap + u-boot + env + linux in norflash */
|
|
#define CFG_ENV_IS_IN_FLASH 1
|
|
#define CFG_MONITOR_BASE (PHYS_FLASH_1 + 0x8000)
|
|
#define CFG_ENV_OFFSET 0x4000
|
|
#define CFG_ENV_ADDR (PHYS_FLASH_1 + CFG_ENV_OFFSET)
|
|
#define CFG_ENV_SIZE 0x4000
|
|
#define CONFIG_BOOTCOMMAND "cp.b 0x10040000 0x72000000 0x200000; bootm"
|
|
|
|
#endif
|
|
|
|
#define CFG_BAUDRATE_TABLE {115200 , 19200, 38400, 57600, 9600 }
|
|
|
|
#define CFG_PROMPT "U-Boot> "
|
|
#define CFG_CBSIZE 256
|
|
#define CFG_MAXARGS 16
|
|
#define CFG_PBSIZE (CFG_CBSIZE + sizeof(CFG_PROMPT) + 16)
|
|
#define CFG_LONGHELP 1
|
|
#define CONFIG_CMDLINE_EDITING 1
|
|
|
|
#define CONFIG_STACKSIZE (32*1024) /* regular stack */
|
|
|
|
#ifdef CONFIG_USE_IRQ
|
|
#error CONFIG_USE_IRQ not supported
|
|
#endif
|
|
|
|
#endif
|