mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-19 03:08:31 +00:00
dcd8a102ca
CONFIG_DEBUG_UART_BASE and CONFIG_DEBUG_UART_CLOCK have changed that's why this sync. Signed-off-by: Michal Simek <michal.simek@xilinx.com>
57 lines
1.4 KiB
Text
57 lines
1.4 KiB
Text
CONFIG_ARM=y
|
|
CONFIG_ARCH_ZYNQ=y
|
|
CONFIG_SYS_TEXT_BASE=0x4000000
|
|
CONFIG_SPL=y
|
|
CONFIG_DEBUG_UART_BASE=0xe0001000
|
|
CONFIG_DEBUG_UART_CLOCK=50000000
|
|
CONFIG_IDENT_STRING=" Xilinx Zynq ZC770 XM010"
|
|
CONFIG_SPL_STACK_R_ADDR=0x200000
|
|
CONFIG_DEFAULT_DEVICE_TREE="zynq-zc770-xm010"
|
|
CONFIG_DEBUG_UART=y
|
|
CONFIG_DISTRO_DEFAULTS=y
|
|
CONFIG_FIT=y
|
|
CONFIG_FIT_SIGNATURE=y
|
|
CONFIG_FIT_VERBOSE=y
|
|
CONFIG_IMAGE_FORMAT_LEGACY=y
|
|
CONFIG_BOOTCOMMAND="run $modeboot || run distro_bootcmd"
|
|
CONFIG_SPL_STACK_R=y
|
|
CONFIG_SPL_OS_BOOT=y
|
|
CONFIG_SPL_SPI_LOAD=y
|
|
CONFIG_SYS_PROMPT="Zynq> "
|
|
# CONFIG_CMD_FLASH is not set
|
|
CONFIG_CMD_FPGA_LOADBP=y
|
|
CONFIG_CMD_FPGA_LOADFS=y
|
|
CONFIG_CMD_FPGA_LOADMK=y
|
|
CONFIG_CMD_FPGA_LOADP=y
|
|
CONFIG_CMD_GPIO=y
|
|
CONFIG_CMD_MMC=y
|
|
CONFIG_CMD_SF=y
|
|
# CONFIG_CMD_SETEXPR is not set
|
|
CONFIG_CMD_TFTPPUT=y
|
|
CONFIG_CMD_CACHE=y
|
|
CONFIG_CMD_EXT4_WRITE=y
|
|
# CONFIG_SPL_DOS_PARTITION is not set
|
|
# CONFIG_SPL_EFI_PARTITION is not set
|
|
CONFIG_ENV_IS_IN_SPI_FLASH=y
|
|
CONFIG_NET_RANDOM_ETHADDR=y
|
|
CONFIG_SPL_DM_SEQ_ALIAS=y
|
|
CONFIG_FPGA_XILINX=y
|
|
CONFIG_FPGA_ZYNQPL=y
|
|
CONFIG_DM_GPIO=y
|
|
CONFIG_MMC_SDHCI=y
|
|
CONFIG_MMC_SDHCI_ZYNQ=y
|
|
CONFIG_SPI_FLASH=y
|
|
CONFIG_SPI_FLASH_BAR=y
|
|
CONFIG_SPI_FLASH_MACRONIX=y
|
|
CONFIG_SPI_FLASH_SPANSION=y
|
|
CONFIG_SPI_FLASH_STMICRO=y
|
|
CONFIG_SPI_FLASH_SST=y
|
|
CONFIG_SPI_FLASH_WINBOND=y
|
|
CONFIG_PHY_MARVELL=y
|
|
CONFIG_PHY_REALTEK=y
|
|
CONFIG_PHY_XILINX=y
|
|
CONFIG_ZYNQ_GEM=y
|
|
CONFIG_DEBUG_UART_ZYNQ=y
|
|
CONFIG_ZYNQ_SERIAL=y
|
|
CONFIG_ZYNQ_SPI=y
|
|
CONFIG_ZYNQ_QSPI=y
|