mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-03 18:10:13 +00:00
e019f98a2a
Pick R-Car Gen3 R8A77961 M3W+ CPG Core Clock header from Linux 6.1.7, commit 21e996306a6afaae88295858de0ffb8955173a15 . Reviewed-by: Marek Vasut <marek.vasut+renesas@mailbox.org> Signed-off-by: Hai Pham <hai.pham.ud@renesas.com> Signed-off-by: Marek Vasut <marek.vasut+renesas@mailbox.org> # Update commit message
65 lines
1.9 KiB
C
65 lines
1.9 KiB
C
/* SPDX-License-Identifier: GPL-2.0+
|
|
*
|
|
* Copyright (C) 2019 Renesas Electronics Corp.
|
|
*/
|
|
#ifndef __DT_BINDINGS_CLOCK_R8A77961_CPG_MSSR_H__
|
|
#define __DT_BINDINGS_CLOCK_R8A77961_CPG_MSSR_H__
|
|
|
|
#include <dt-bindings/clock/renesas-cpg-mssr.h>
|
|
|
|
/* r8a77961 CPG Core Clocks */
|
|
#define R8A77961_CLK_Z 0
|
|
#define R8A77961_CLK_Z2 1
|
|
#define R8A77961_CLK_ZR 2
|
|
#define R8A77961_CLK_ZG 3
|
|
#define R8A77961_CLK_ZTR 4
|
|
#define R8A77961_CLK_ZTRD2 5
|
|
#define R8A77961_CLK_ZT 6
|
|
#define R8A77961_CLK_ZX 7
|
|
#define R8A77961_CLK_S0D1 8
|
|
#define R8A77961_CLK_S0D2 9
|
|
#define R8A77961_CLK_S0D3 10
|
|
#define R8A77961_CLK_S0D4 11
|
|
#define R8A77961_CLK_S0D6 12
|
|
#define R8A77961_CLK_S0D8 13
|
|
#define R8A77961_CLK_S0D12 14
|
|
#define R8A77961_CLK_S1D1 15
|
|
#define R8A77961_CLK_S1D2 16
|
|
#define R8A77961_CLK_S1D4 17
|
|
#define R8A77961_CLK_S2D1 18
|
|
#define R8A77961_CLK_S2D2 19
|
|
#define R8A77961_CLK_S2D4 20
|
|
#define R8A77961_CLK_S3D1 21
|
|
#define R8A77961_CLK_S3D2 22
|
|
#define R8A77961_CLK_S3D4 23
|
|
#define R8A77961_CLK_LB 24
|
|
#define R8A77961_CLK_CL 25
|
|
#define R8A77961_CLK_ZB3 26
|
|
#define R8A77961_CLK_ZB3D2 27
|
|
#define R8A77961_CLK_ZB3D4 28
|
|
#define R8A77961_CLK_CR 29
|
|
#define R8A77961_CLK_CRD2 30
|
|
#define R8A77961_CLK_SD0H 31
|
|
#define R8A77961_CLK_SD0 32
|
|
#define R8A77961_CLK_SD1H 33
|
|
#define R8A77961_CLK_SD1 34
|
|
#define R8A77961_CLK_SD2H 35
|
|
#define R8A77961_CLK_SD2 36
|
|
#define R8A77961_CLK_SD3H 37
|
|
#define R8A77961_CLK_SD3 38
|
|
#define R8A77961_CLK_SSP2 39
|
|
#define R8A77961_CLK_SSP1 40
|
|
#define R8A77961_CLK_SSPRS 41
|
|
#define R8A77961_CLK_RPC 42
|
|
#define R8A77961_CLK_RPCD2 43
|
|
#define R8A77961_CLK_MSO 44
|
|
#define R8A77961_CLK_CANFD 45
|
|
#define R8A77961_CLK_HDMI 46
|
|
#define R8A77961_CLK_CSI0 47
|
|
/* CLK_CSIREF was removed */
|
|
#define R8A77961_CLK_CP 49
|
|
#define R8A77961_CLK_CPEX 50
|
|
#define R8A77961_CLK_R 51
|
|
#define R8A77961_CLK_OSC 52
|
|
|
|
#endif /* __DT_BINDINGS_CLOCK_R8A77961_CPG_MSSR_H__ */
|