u-boot/arch/arm/mach-k3/am62ax
Aradhya Bhatia 28e5e95bf8 arm: mach-k3: am62a7: Enable QoS for DSS
Enable Quality of Service (QoS) blocks for Display SubSystem (DSS), by
servicing the DSS - DDR traffic from the Real-Time (RT) queue. This is
done by setting the DSS DMA orderID to 8.

The C7x and VPAC have been overwhelming the DSS's access to the DDR
(when it was accessing via the Non Real-Time (NRT) Queue), primarily
because their functional frequencies, and hence DDR accesses, were
significantly higher than that of DSS. This led the display to flicker
when certain edgeAI models were being run.

With the DSS traffic serviced from the RT queue, the flickering issue
has been found to be mitigated.

The am62a qos files are auto generated from the k3 resource partitioning
tool.

Section-3.1.12, "QoS Programming Guide", in the AM62A TRM[1], provides
more information about the QoS, and section-14.1, "System Interconnect
Registers", provides the register descriptions.

[1] AM62A Tech Ref Manual: https://www.ti.com/lit/pdf/spruj16

Signed-off-by: Aradhya Bhatia <a-bhatia1@ti.com>
2023-05-03 09:05:24 -04:00
..
am62a_qos_data.c arm: mach-k3: am62a7: Enable QoS for DSS 2023-05-03 09:05:24 -04:00
clk-data.c arm: mach-k3: am62a: introduce auto-generated SoC data 2022-12-09 14:10:28 -05:00
dev-data.c arm: mach-k3: am62a: introduce auto-generated SoC data 2022-12-09 14:10:28 -05:00
Makefile arm: mach-k3: am62a7: Enable QoS for DSS 2023-05-03 09:05:24 -04:00