mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-12 14:23:00 +00:00
28e5e95bf8
Enable Quality of Service (QoS) blocks for Display SubSystem (DSS), by servicing the DSS - DDR traffic from the Real-Time (RT) queue. This is done by setting the DSS DMA orderID to 8. The C7x and VPAC have been overwhelming the DSS's access to the DDR (when it was accessing via the Non Real-Time (NRT) Queue), primarily because their functional frequencies, and hence DDR accesses, were significantly higher than that of DSS. This led the display to flicker when certain edgeAI models were being run. With the DSS traffic serviced from the RT queue, the flickering issue has been found to be mitigated. The am62a qos files are auto generated from the k3 resource partitioning tool. Section-3.1.12, "QoS Programming Guide", in the AM62A TRM[1], provides more information about the QoS, and section-14.1, "System Interconnect Registers", provides the register descriptions. [1] AM62A Tech Ref Manual: https://www.ti.com/lit/pdf/spruj16 Signed-off-by: Aradhya Bhatia <a-bhatia1@ti.com>
278 lines
7 KiB
C
278 lines
7 KiB
C
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* AM62A7: SoC specific initialization
|
|
*
|
|
* Copyright (C) 2022 Texas Instruments Incorporated - https://www.ti.com/
|
|
*/
|
|
|
|
#include <spl.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/hardware.h>
|
|
#include "sysfw-loader.h"
|
|
#include "common.h"
|
|
#include <dm.h>
|
|
#include <dm/uclass-internal.h>
|
|
#include <dm/pinctrl.h>
|
|
|
|
/*
|
|
* This uninitialized global variable would normal end up in the .bss section,
|
|
* but the .bss is cleared between writing and reading this variable, so move
|
|
* it to the .data section.
|
|
*/
|
|
u32 bootindex __section(".data");
|
|
static struct rom_extended_boot_data bootdata __section(".data");
|
|
|
|
static void store_boot_info_from_rom(void)
|
|
{
|
|
bootindex = *(u32 *)(CONFIG_SYS_K3_BOOT_PARAM_TABLE_INDEX);
|
|
|
|
if (IS_ENABLED(CONFIG_CPU_V7R)) {
|
|
memcpy(&bootdata, (uintptr_t *)ROM_ENTENDED_BOOT_DATA_INFO,
|
|
sizeof(struct rom_extended_boot_data));
|
|
}
|
|
}
|
|
|
|
static void ctrl_mmr_unlock(void)
|
|
{
|
|
/* Unlock all WKUP_CTRL_MMR0 module registers */
|
|
mmr_unlock(WKUP_CTRL_MMR0_BASE, 0);
|
|
mmr_unlock(WKUP_CTRL_MMR0_BASE, 1);
|
|
mmr_unlock(WKUP_CTRL_MMR0_BASE, 2);
|
|
mmr_unlock(WKUP_CTRL_MMR0_BASE, 3);
|
|
mmr_unlock(WKUP_CTRL_MMR0_BASE, 4);
|
|
mmr_unlock(WKUP_CTRL_MMR0_BASE, 5);
|
|
mmr_unlock(WKUP_CTRL_MMR0_BASE, 6);
|
|
mmr_unlock(WKUP_CTRL_MMR0_BASE, 7);
|
|
|
|
/* Unlock all CTRL_MMR0 module registers */
|
|
mmr_unlock(CTRL_MMR0_BASE, 0);
|
|
mmr_unlock(CTRL_MMR0_BASE, 1);
|
|
mmr_unlock(CTRL_MMR0_BASE, 2);
|
|
mmr_unlock(CTRL_MMR0_BASE, 4);
|
|
mmr_unlock(CTRL_MMR0_BASE, 5);
|
|
mmr_unlock(CTRL_MMR0_BASE, 6);
|
|
|
|
/* Unlock all MCU_CTRL_MMR0 module registers */
|
|
mmr_unlock(MCU_CTRL_MMR0_BASE, 0);
|
|
mmr_unlock(MCU_CTRL_MMR0_BASE, 1);
|
|
mmr_unlock(MCU_CTRL_MMR0_BASE, 2);
|
|
mmr_unlock(MCU_CTRL_MMR0_BASE, 3);
|
|
mmr_unlock(MCU_CTRL_MMR0_BASE, 4);
|
|
mmr_unlock(MCU_CTRL_MMR0_BASE, 6);
|
|
|
|
/* Unlock PADCFG_CTRL_MMR padconf registers */
|
|
mmr_unlock(PADCFG_MMR0_BASE, 1);
|
|
mmr_unlock(PADCFG_MMR1_BASE, 1);
|
|
}
|
|
|
|
#if (IS_ENABLED(CONFIG_CPU_V7R))
|
|
static void setup_qos(void)
|
|
{
|
|
u32 i;
|
|
|
|
for (i = 0; i < am62a_qos_count; i++)
|
|
writel(am62a_qos_data[i].val, (uintptr_t)am62a_qos_data[i].reg);
|
|
}
|
|
#else
|
|
static void setup_qos(void)
|
|
{
|
|
}
|
|
#endif
|
|
|
|
void board_init_f(ulong dummy)
|
|
{
|
|
struct udevice *dev;
|
|
int ret;
|
|
|
|
#if defined(CONFIG_CPU_V7R)
|
|
setup_k3_mpu_regions();
|
|
#endif
|
|
|
|
/*
|
|
* Cannot delay this further as there is a chance that
|
|
* K3_BOOT_PARAM_TABLE_INDEX can be over written by SPL MALLOC section.
|
|
*/
|
|
store_boot_info_from_rom();
|
|
|
|
ctrl_mmr_unlock();
|
|
|
|
/* Init DM early */
|
|
spl_early_init();
|
|
|
|
/*
|
|
* Process pinctrl for the serial0 and serial3, aka WKUP_UART0 and
|
|
* MAIN_UART1 modules and continue regardless of the result of pinctrl.
|
|
* Do this without probing the device, but instead by searching the
|
|
* device that would request the given sequence number if probed. The
|
|
* UARTs will be used by the DM firmware and TIFS firmware images
|
|
* respectively and the firmware depend on SPL to initialize the pin
|
|
* settings.
|
|
*/
|
|
ret = uclass_find_device_by_seq(UCLASS_SERIAL, 0, &dev);
|
|
if (!ret)
|
|
pinctrl_select_state(dev, "default");
|
|
|
|
ret = uclass_find_device_by_seq(UCLASS_SERIAL, 3, &dev);
|
|
if (!ret)
|
|
pinctrl_select_state(dev, "default");
|
|
|
|
#ifdef CONFIG_K3_EARLY_CONS
|
|
/*
|
|
* Allow establishing an early console as required for example when
|
|
* doing a UART-based boot. Note that this console may not "survive"
|
|
* through a SYSFW PM-init step and will need a re-init in some way
|
|
* due to changing module clock frequencies.
|
|
*/
|
|
early_console_init();
|
|
#endif
|
|
|
|
#if defined(CONFIG_K3_LOAD_SYSFW)
|
|
/*
|
|
* Configure and start up system controller firmware. Provide
|
|
* the U-Boot console init function to the SYSFW post-PM configuration
|
|
* callback hook, effectively switching on (or over) the console
|
|
* output.
|
|
*/
|
|
ret = is_rom_loaded_sysfw(&bootdata);
|
|
if (!ret)
|
|
panic("ROM has not loaded TIFS firmware\n");
|
|
|
|
k3_sysfw_loader(true, NULL, NULL);
|
|
#endif
|
|
|
|
#if defined(CONFIG_CPU_V7R)
|
|
/*
|
|
* Relocate boot information to OCRAM (after TIFS has opend this
|
|
* region for us) so the next bootloader stages can keep access to
|
|
* primary vs backup bootmodes.
|
|
*/
|
|
writel(bootindex, K3_BOOT_PARAM_TABLE_INDEX_OCRAM);
|
|
#endif
|
|
|
|
/*
|
|
* Force probe of clk_k3 driver here to ensure basic default clock
|
|
* configuration is always done.
|
|
*/
|
|
if (IS_ENABLED(CONFIG_SPL_CLK_K3)) {
|
|
ret = uclass_get_device_by_driver(UCLASS_CLK,
|
|
DM_DRIVER_GET(ti_clk),
|
|
&dev);
|
|
if (ret)
|
|
printf("Failed to initialize clk-k3!\n");
|
|
}
|
|
|
|
preloader_console_init();
|
|
|
|
/* Output System Firmware version info */
|
|
k3_sysfw_print_ver();
|
|
|
|
#if defined(CONFIG_K3_AM62A_DDRSS)
|
|
ret = uclass_get_device(UCLASS_RAM, 0, &dev);
|
|
if (ret)
|
|
panic("DRAM init failed: %d\n", ret);
|
|
#endif
|
|
|
|
setup_qos();
|
|
|
|
printf("am62a_init: %s done\n", __func__);
|
|
}
|
|
|
|
static u32 __get_backup_bootmedia(u32 devstat)
|
|
{
|
|
u32 bkup_bootmode = (devstat & MAIN_DEVSTAT_BACKUP_BOOTMODE_MASK) >>
|
|
MAIN_DEVSTAT_BACKUP_BOOTMODE_SHIFT;
|
|
u32 bkup_bootmode_cfg =
|
|
(devstat & MAIN_DEVSTAT_BACKUP_BOOTMODE_CFG_MASK) >>
|
|
MAIN_DEVSTAT_BACKUP_BOOTMODE_CFG_SHIFT;
|
|
|
|
switch (bkup_bootmode) {
|
|
case BACKUP_BOOT_DEVICE_UART:
|
|
return BOOT_DEVICE_UART;
|
|
|
|
case BACKUP_BOOT_DEVICE_USB:
|
|
return BOOT_DEVICE_USB;
|
|
|
|
case BACKUP_BOOT_DEVICE_ETHERNET:
|
|
return BOOT_DEVICE_ETHERNET;
|
|
|
|
case BACKUP_BOOT_DEVICE_MMC:
|
|
if (bkup_bootmode_cfg)
|
|
return BOOT_DEVICE_MMC2;
|
|
return BOOT_DEVICE_MMC1;
|
|
|
|
case BACKUP_BOOT_DEVICE_SPI:
|
|
return BOOT_DEVICE_SPI;
|
|
|
|
case BACKUP_BOOT_DEVICE_I2C:
|
|
return BOOT_DEVICE_I2C;
|
|
|
|
case BACKUP_BOOT_DEVICE_DFU:
|
|
if (bkup_bootmode_cfg & MAIN_DEVSTAT_BACKUP_USB_MODE_MASK)
|
|
return BOOT_DEVICE_USB;
|
|
return BOOT_DEVICE_DFU;
|
|
};
|
|
|
|
return BOOT_DEVICE_RAM;
|
|
}
|
|
|
|
static u32 __get_primary_bootmedia(u32 devstat)
|
|
{
|
|
u32 bootmode = (devstat & MAIN_DEVSTAT_PRIMARY_BOOTMODE_MASK) >>
|
|
MAIN_DEVSTAT_PRIMARY_BOOTMODE_SHIFT;
|
|
u32 bootmode_cfg = (devstat & MAIN_DEVSTAT_PRIMARY_BOOTMODE_CFG_MASK) >>
|
|
MAIN_DEVSTAT_PRIMARY_BOOTMODE_CFG_SHIFT;
|
|
|
|
switch (bootmode) {
|
|
case BOOT_DEVICE_OSPI:
|
|
fallthrough;
|
|
case BOOT_DEVICE_QSPI:
|
|
fallthrough;
|
|
case BOOT_DEVICE_XSPI:
|
|
fallthrough;
|
|
case BOOT_DEVICE_SPI:
|
|
return BOOT_DEVICE_SPI;
|
|
|
|
case BOOT_DEVICE_ETHERNET_RGMII:
|
|
fallthrough;
|
|
case BOOT_DEVICE_ETHERNET_RMII:
|
|
return BOOT_DEVICE_ETHERNET;
|
|
|
|
case BOOT_DEVICE_EMMC:
|
|
return BOOT_DEVICE_MMC1;
|
|
|
|
case BOOT_DEVICE_SPI_NAND:
|
|
return BOOT_DEVICE_SPINAND;
|
|
|
|
case BOOT_DEVICE_MMC:
|
|
if ((bootmode_cfg & MAIN_DEVSTAT_PRIMARY_MMC_PORT_MASK) >>
|
|
MAIN_DEVSTAT_PRIMARY_MMC_PORT_SHIFT)
|
|
return BOOT_DEVICE_MMC2;
|
|
return BOOT_DEVICE_MMC1;
|
|
|
|
case BOOT_DEVICE_DFU:
|
|
if ((bootmode_cfg & MAIN_DEVSTAT_PRIMARY_USB_MODE_MASK) >>
|
|
MAIN_DEVSTAT_PRIMARY_USB_MODE_SHIFT)
|
|
return BOOT_DEVICE_USB;
|
|
return BOOT_DEVICE_DFU;
|
|
|
|
case BOOT_DEVICE_NOBOOT:
|
|
return BOOT_DEVICE_RAM;
|
|
}
|
|
|
|
return bootmode;
|
|
}
|
|
|
|
u32 spl_boot_device(void)
|
|
{
|
|
u32 devstat = readl(CTRLMMR_MAIN_DEVSTAT);
|
|
u32 bootmedia;
|
|
|
|
if (bootindex == K3_PRIMARY_BOOTMODE)
|
|
bootmedia = __get_primary_bootmedia(devstat);
|
|
else
|
|
bootmedia = __get_backup_bootmedia(devstat);
|
|
|
|
printf("am62a_init: %s: devstat = 0x%x bootmedia = 0x%x bootindex = %d\n",
|
|
__func__, devstat, bootmedia, bootindex);
|
|
return bootmedia;
|
|
}
|