mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-02 01:19:49 +00:00
022a99d8b2
Other then having a few less chip-select lines the nand controller on sun4i, sun5i and sun7i is identical. Note this patch also muxes GPC7 to the NAND on sun7i where as before it was not muxed this way. GPC7 is a standard NAND pin, so it should always be muxed to the NAND when in use. Signed-off-by: Hans de Goede <hdegoede@redhat.com> Acked-by: Ian Campbell <ijc@hellion.org.uk>
138 lines
4.5 KiB
Text
138 lines
4.5 KiB
Text
menu "NAND Device Support"
|
|
|
|
config SYS_NAND_SELF_INIT
|
|
bool
|
|
help
|
|
This option, if enabled, provides more flexible and linux-like
|
|
NAND initialization process.
|
|
|
|
config NAND_DENALI
|
|
bool "Support Denali NAND controller"
|
|
select SYS_NAND_SELF_INIT
|
|
help
|
|
Enable support for the Denali NAND controller.
|
|
|
|
config SYS_NAND_DENALI_64BIT
|
|
bool "Use 64-bit variant of Denali NAND controller"
|
|
depends on NAND_DENALI
|
|
help
|
|
The Denali NAND controller IP has some variations in terms of
|
|
the bus interface. The DMA setup sequence is completely differenct
|
|
between 32bit / 64bit AXI bus variants.
|
|
|
|
If your Denali NAND controller is the 64-bit variant, say Y.
|
|
Otherwise (32 bit), say N.
|
|
|
|
config NAND_DENALI_SPARE_AREA_SKIP_BYTES
|
|
int "Number of bytes skipped in OOB area"
|
|
depends on NAND_DENALI
|
|
range 0 63
|
|
help
|
|
This option specifies the number of bytes to skip from the beginning
|
|
of OOB area before last ECC sector data starts. This is potentially
|
|
used to preserve the bad block marker in the OOB area.
|
|
|
|
config NAND_VF610_NFC
|
|
bool "Support for Freescale NFC for VF610/MPC5125"
|
|
select SYS_NAND_SELF_INIT
|
|
help
|
|
Enables support for NAND Flash Controller on some Freescale
|
|
processors like the VF610, MPC5125, MCF54418 or Kinetis K70.
|
|
The driver supports a maximum 2k page size. The driver
|
|
currently does not support hardware ECC.
|
|
|
|
choice
|
|
prompt "Hardware ECC strength"
|
|
depends on NAND_VF610_NFC
|
|
default SYS_NAND_VF610_NFC_45_ECC_BYTES
|
|
help
|
|
Select the ECC strength used in the hardware BCH ECC block.
|
|
|
|
config SYS_NAND_VF610_NFC_45_ECC_BYTES
|
|
bool "24-error correction (45 ECC bytes)"
|
|
|
|
config SYS_NAND_VF610_NFC_60_ECC_BYTES
|
|
bool "32-error correction (60 ECC bytes)"
|
|
|
|
endchoice
|
|
|
|
config NAND_PXA3XX
|
|
bool "Support for NAND on PXA3xx and Armada 370/XP/38x"
|
|
select SYS_NAND_SELF_INIT
|
|
help
|
|
This enables the driver for the NAND flash device found on
|
|
PXA3xx processors (NFCv1) and also on Armada 370/XP (NFCv2).
|
|
|
|
comment "Generic NAND options"
|
|
|
|
# Enhance depends when converting drivers to Kconfig which use this config
|
|
# option (mxc_nand, ndfc, omap_gpmc).
|
|
config SYS_NAND_BUSWIDTH_16BIT
|
|
bool "Use 16-bit NAND interface"
|
|
depends on NAND_VF610_NFC
|
|
help
|
|
Indicates that NAND device has 16-bit wide data-bus. In absence of this
|
|
config, bus-width of NAND device is assumed to be either 8-bit and later
|
|
determined by reading ONFI params.
|
|
Above config is useful when NAND device's bus-width information cannot
|
|
be determined from on-chip ONFI params, like in following scenarios:
|
|
- SPL boot does not support reading of ONFI parameters. This is done to
|
|
keep SPL code foot-print small.
|
|
- In current U-Boot flow using nand_init(), driver initialization
|
|
happens in board_nand_init() which is called before any device probe
|
|
(nand_scan_ident + nand_scan_tail), thus device's ONFI parameters are
|
|
not available while configuring controller. So a static CONFIG_NAND_xx
|
|
is needed to know the device's bus-width in advance.
|
|
|
|
if SPL
|
|
|
|
config SPL_NAND_DENALI
|
|
bool "Support Denali NAND controller for SPL"
|
|
help
|
|
This is a small implementation of the Denali NAND controller
|
|
for use on SPL.
|
|
|
|
config SPL_NAND_SUNXI
|
|
bool "Support for NAND on Allwinner SoCs in SPL"
|
|
depends on MACH_SUN4I || MACH_SUN5I || MACH_SUN7I
|
|
select SYS_NAND_SELF_INIT
|
|
---help---
|
|
Enable support for NAND. This option allows SPL to read from
|
|
sunxi NAND using DMA transfers.
|
|
Depending on the NAND chip, values like ECC strength and page sizes
|
|
have to be configured.
|
|
|
|
config NAND_SUNXI_SPL_SYNDROME_PARTITIONS_END
|
|
hex "Size of syndrome partitions in sunxi NAND"
|
|
default 0x400000
|
|
depends on SPL_NAND_SUNXI
|
|
---help---
|
|
End address for boot partitions on NAND. Those partitions have a
|
|
different random seed that has to match the sunxi BROM setting.
|
|
|
|
config NAND_SUNXI_SPL_ECC_STRENGTH
|
|
int "ECC Strength for sunxi NAND"
|
|
default 40
|
|
depends on SPL_NAND_SUNXI
|
|
---help---
|
|
ECC strength used by the sunxi NAND SPL driver. This is specific to the
|
|
chosen NAND chip and has to match the value used by the sunxi BROM.
|
|
|
|
config NAND_SUNXI_SPL_ECC_PAGE_SIZE
|
|
hex "ECC page size for sunxi NAND"
|
|
default 0x400
|
|
depends on SPL_NAND_SUNXI
|
|
---help---
|
|
ECC page size used by the sunxi NAND SPL driver for syndrome partitions.
|
|
This setting has to match the value used by the sunxi BROM.
|
|
|
|
config NAND_SUNXI_SPL_PAGE_SIZE
|
|
hex "Page size for sunxi NAND"
|
|
default 0x2000
|
|
depends on SPL_NAND_SUNXI
|
|
---help---
|
|
Page size of the NAND flash used by the sunxi NAND SPL driver. This is
|
|
specific to the chosen NAND chip.
|
|
endif
|
|
|
|
endmenu
|