mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-16 17:58:23 +00:00
0be07872e3
By default the configuration of the PMC is to have an external crystal connected that requires driving on both XIN and XOUT pins. The bypass configuration means that only XIN will be used, the SoC will not do any driving, and the XIN needs to be provided with a proper signal. This is the MOSCXTBY bit in the PMC main clock generator register. The SPL needs to properly initialize the PMC registers before switching to external clock signal and raising the clock to the cruise speed. Also created Kconfig for this specific configuration. By default this is disabled. Signed-off-by: Eugen Hristev <eugen.hristev@microchip.com>
137 lines
2.8 KiB
C
137 lines
2.8 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright (C) 2013 Atmel Corporation
|
|
* Bo Shen <voice.shen@atmel.com>
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/at91_common.h>
|
|
#include <asm/arch/at91_pit.h>
|
|
#include <asm/arch/at91_pmc.h>
|
|
#include <asm/arch/at91_rstc.h>
|
|
#include <asm/arch/at91_wdt.h>
|
|
#include <asm/arch/clk.h>
|
|
#include <spl.h>
|
|
|
|
static void switch_to_main_crystal_osc(void)
|
|
{
|
|
struct at91_pmc *pmc = (struct at91_pmc *)ATMEL_BASE_PMC;
|
|
u32 tmp;
|
|
|
|
tmp = readl(&pmc->mor);
|
|
tmp &= ~AT91_PMC_MOR_OSCOUNT(0xff);
|
|
tmp &= ~AT91_PMC_MOR_KEY(0xff);
|
|
tmp |= AT91_PMC_MOR_MOSCEN;
|
|
tmp |= AT91_PMC_MOR_OSCOUNT(8);
|
|
tmp |= AT91_PMC_MOR_KEY(0x37);
|
|
writel(tmp, &pmc->mor);
|
|
while (!(readl(&pmc->sr) & AT91_PMC_IXR_MOSCS))
|
|
;
|
|
|
|
#if defined(CONFIG_SAMA5D2)
|
|
/* Enable a measurement of the external oscillator */
|
|
tmp = readl(&pmc->mcfr);
|
|
tmp |= AT91_PMC_MCFR_CCSS_XTAL_OSC;
|
|
tmp |= AT91_PMC_MCFR_RCMEAS;
|
|
writel(tmp, &pmc->mcfr);
|
|
|
|
while (!(readl(&pmc->mcfr) & AT91_PMC_MCFR_MAINRDY))
|
|
;
|
|
|
|
if (!(readl(&pmc->mcfr) & AT91_PMC_MCFR_MAINF_MASK))
|
|
hang();
|
|
#endif
|
|
|
|
tmp = readl(&pmc->mor);
|
|
/*
|
|
* some boards have an external oscillator with driving.
|
|
* in this case we need to disable the internal SoC driving (bypass mode)
|
|
*/
|
|
#if defined(CONFIG_SPL_AT91_MCK_BYPASS)
|
|
tmp |= AT91_PMC_MOR_OSCBYPASS;
|
|
#else
|
|
tmp &= ~AT91_PMC_MOR_OSCBYPASS;
|
|
#endif
|
|
tmp &= ~AT91_PMC_MOR_KEY(0xff);
|
|
tmp |= AT91_PMC_MOR_KEY(0x37);
|
|
writel(tmp, &pmc->mor);
|
|
|
|
tmp = readl(&pmc->mor);
|
|
tmp |= AT91_PMC_MOR_MOSCSEL;
|
|
tmp &= ~AT91_PMC_MOR_KEY(0xff);
|
|
tmp |= AT91_PMC_MOR_KEY(0x37);
|
|
writel(tmp, &pmc->mor);
|
|
|
|
while (!(readl(&pmc->sr) & AT91_PMC_IXR_MOSCSELS))
|
|
;
|
|
|
|
#if !defined(CONFIG_SAMA5D2)
|
|
/* Wait until MAINRDY field is set to make sure main clock is stable */
|
|
while (!(readl(&pmc->mcfr) & AT91_PMC_MAINRDY))
|
|
;
|
|
#endif
|
|
|
|
#if !defined(CONFIG_SAMA5D4) && !defined(CONFIG_SAMA5D2)
|
|
tmp = readl(&pmc->mor);
|
|
tmp &= ~AT91_PMC_MOR_MOSCRCEN;
|
|
tmp &= ~AT91_PMC_MOR_KEY(0xff);
|
|
tmp |= AT91_PMC_MOR_KEY(0x37);
|
|
writel(tmp, &pmc->mor);
|
|
#endif
|
|
}
|
|
|
|
__weak void matrix_init(void)
|
|
{
|
|
/* This only be used for sama5d4 soc now */
|
|
}
|
|
|
|
__weak void redirect_int_from_saic_to_aic(void)
|
|
{
|
|
/* This only be used for sama5d4 soc now */
|
|
}
|
|
|
|
/* empty stub to satisfy current lowlevel_init, can be removed any time */
|
|
void s_init(void)
|
|
{
|
|
}
|
|
|
|
void board_init_f(ulong dummy)
|
|
{
|
|
int ret;
|
|
|
|
switch_to_main_crystal_osc();
|
|
|
|
#ifdef CONFIG_SAMA5D2
|
|
configure_2nd_sram_as_l2_cache();
|
|
#endif
|
|
|
|
#if !defined(CONFIG_WDT_AT91)
|
|
/* disable watchdog */
|
|
at91_disable_wdt();
|
|
#endif
|
|
|
|
/* PMC configuration */
|
|
at91_pmc_init();
|
|
|
|
at91_clock_init(CONFIG_SYS_AT91_MAIN_CLOCK);
|
|
|
|
matrix_init();
|
|
|
|
redirect_int_from_saic_to_aic();
|
|
|
|
timer_init();
|
|
|
|
board_early_init_f();
|
|
|
|
mem_init();
|
|
|
|
ret = spl_init();
|
|
if (ret) {
|
|
debug("spl_init() failed: %d\n", ret);
|
|
hang();
|
|
}
|
|
|
|
preloader_console_init();
|
|
|
|
}
|