mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-17 10:18:38 +00:00
a8c13c777e
Introduce a new version of the ddr driver which has the ability to support different variations of the controller. Also introduce support for the 32bit variation of the controller which is what was already supported by the previous version used for J721e and J7200. Signed-off-by: Dave Gerlach <d-gerlach@ti.com>
30 lines
611 B
C
30 lines
611 B
C
/* SPDX-License-Identifier: BSD-3-Clause */
|
|
/*
|
|
* Cadence DDR Driver
|
|
*
|
|
* Copyright (C) 2012-2021 Cadence Design Systems, Inc.
|
|
* Copyright (C) 2018-2021 Texas Instruments Incorporated - https://www.ti.com/
|
|
*/
|
|
|
|
#ifndef LPDDR4_32BIT_H
|
|
#define LPDDR4_32BIT_H
|
|
|
|
#define DSLICE_NUM (4U)
|
|
#define ASLICE_NUM (1U)
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
#define DSLICE0_REG_COUNT (140U)
|
|
#define DSLICE1_REG_COUNT (140U)
|
|
#define DSLICE2_REG_COUNT (140U)
|
|
#define DSLICE3_REG_COUNT (140U)
|
|
#define ASLICE0_REG_COUNT (52U)
|
|
#define PHY_CORE_REG_COUNT (140U)
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
#endif /* LPDDR4_32BIT_H */
|