mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-03 01:50:25 +00:00
ad162249cb
In order to use GETH1 and GETH2 on the MPC8568E-MDS, we should reset UCCs. p.s Similar code exists in the Linux kernel board file (for capability reasons with older U-Boots), but should be removed some day. Signed-off-by: Anton Vorontsov <avorontsov@ru.mvista.com>
77 lines
2 KiB
C
77 lines
2 KiB
C
/*
|
|
* Copyright 2007 Freescale Semiconductor.
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/io.h>
|
|
|
|
#include "bcsr.h"
|
|
|
|
void enable_8568mds_duart()
|
|
{
|
|
volatile uint* duart_mux = (uint *)(CFG_CCSRBAR + 0xe0060);
|
|
volatile uint* devices = (uint *)(CFG_CCSRBAR + 0xe0070);
|
|
volatile u8 *bcsr = (u8 *)(CFG_BCSR);
|
|
|
|
*duart_mux = 0x80000000; /* Set the mux to Duart on PMUXCR */
|
|
*devices = 0; /* Enable all peripheral devices */
|
|
bcsr[5] |= 0x01; /* Enable Duart in BCSR*/
|
|
}
|
|
|
|
void enable_8568mds_flash_write()
|
|
{
|
|
volatile u8 *bcsr = (u8 *)(CFG_BCSR);
|
|
|
|
bcsr[9] |= 0x01;
|
|
}
|
|
|
|
void disable_8568mds_flash_write()
|
|
{
|
|
volatile u8 *bcsr = (u8 *)(CFG_BCSR);
|
|
|
|
bcsr[9] &= ~(0x01);
|
|
}
|
|
|
|
void enable_8568mds_qe_mdio()
|
|
{
|
|
u8 *bcsr = (u8 *)(CFG_BCSR);
|
|
|
|
bcsr[7] |= 0x01;
|
|
}
|
|
|
|
#if defined(CONFIG_UEC_ETH1) || defined(CONFIG_UEC_ETH2)
|
|
void reset_8568mds_uccs(void)
|
|
{
|
|
volatile u8 *bcsr = (u8 *)(CFG_BCSR);
|
|
|
|
/* Turn off UCC1 & UCC2 */
|
|
out_8(&bcsr[8], in_8(&bcsr[8]) & ~BCSR_UCC1_GETH_EN);
|
|
out_8(&bcsr[9], in_8(&bcsr[9]) & ~BCSR_UCC2_GETH_EN);
|
|
|
|
/* Mode is RGMII, all bits clear */
|
|
out_8(&bcsr[11], in_8(&bcsr[11]) & ~(BCSR_UCC1_MODE_MSK |
|
|
BCSR_UCC2_MODE_MSK));
|
|
|
|
/* Turn UCC1 & UCC2 on */
|
|
out_8(&bcsr[8], in_8(&bcsr[8]) | BCSR_UCC1_GETH_EN);
|
|
out_8(&bcsr[9], in_8(&bcsr[9]) | BCSR_UCC2_GETH_EN);
|
|
}
|
|
#endif
|