Mirrors/u-boot
2
0
Fork 0
mirror of https://github.com/AsahiLinux/u-boot synced 2024-11-30 00:21:06 +00:00
Code Issues Projects Releases Packages Wiki Activity
u-boot/board/freescale/ls1012aqds
History
Yangbo Lu 208e1ae8d1 armv8: ls1012a: define esdhc_status_fixup for QDS board 
The LS1012AQDS board has a hardware issue. When there is no eMMC
adapter card inserted in SDHC2 adapter slot, the command inhibit
bits of eSDHC2_PRSSTAT register will never release. This would cause
below continious error messages in linux since it uses polling mode
to detect card.
"mmc1: Controller never released inhibit bit(s)."
"mmc1: Controller never released inhibit bit(s)."
"mmc1: Controller never released inhibit bit(s)."
This patch is to define esdhc_status_fixup function for QDS to
disable SDHC2 status if no eMMC adapter card is detected.

Signed-off-by: Yangbo Lu <yangbo.lu@nxp.com>
Reviewed-by: York Sun <york.sun@nxp.com>
2017-01-18 09:46:45 -08:00
..
Kconfig armv8: ls1012a: Add support of ls1012aqds board 2016-06-03 14:12:51 -07:00
ls1012aqds.c armv8: ls1012a: define esdhc_status_fixup for QDS board 2017-01-18 09:46:45 -08:00
ls1012aqds_qixis.h armv8: ls1012a: Add support of ls1012aqds board 2016-06-03 14:12:51 -07:00
MAINTAINERS armv8: ls1012a: Add support of ls1012aqds board 2016-06-03 14:12:51 -07:00
Makefile armv8: ls1012a: Add support of ls1012aqds board 2016-06-03 14:12:51 -07:00
README armv8: ls1012a: Add support of ls1012aqds board 2016-06-03 14:12:51 -07:00

README 

Overview
--------
QorIQ LS1012A Development System (LS1012AQDS) is a high-performance
development platform, with a complete debugging environment.
The LS1012AQDS board supports the QorIQ LS1012A processor and is
optimized to support the high-bandwidth DDR3L memory and
a full complement of high-speed SerDes ports.

LS1012A SoC Overview
--------------------
Please refer arch/arm/cpu/armv8/fsl-layerscape/doc/README.soc for LS1012A
SoC overview.

LS1012AQDS board Overview
-----------------------
 - SERDES Connections, 4 lanes supporting:
      - PCI Express - 3.0
      - SGMII, SGMII 2.5
      - SATA 3.0
 - DDR Controller
     - 16-bit, 1 GB DDR3L SDRAM memory, running at data rates up to 1 GT/s
 - QSPI Controller
     - A dual 1:3 switch, NX3L4357GM,115 (U35) drives the QSPI chip-select
       signals to QSPI NOR flash memory (2 virtual banks) and the QSPI
       emulator
 - USB 3.0
    - One USB 3.0 controller with integrated PHY
    - One high-speed USB 3.0 port
 - USB 2.0
    - One USB 2.0 controller with ULPI interface
 - Two enhanced secure digital host controllers:
    - SDHC1 controller can be connected to onboard SDHC connector
    - SDHC2 controller: 1-/4-bit SD/MMC card supporting 1.8 V devices
 - 2 I2C controllers
 - One SATA onboard connectors
 - UART
 - 5 SAI
    - One SAI port with audio codec SGTL5000:
	• Provides MIC bias
	• Provides headphone and line output
    - One SAI port terminated at 2x6 header
    - Three SAI Tx/Rx ports terminated at 2x3 headers
 - ARM JTAG support

Booting Options
---------------
a) QSPI Flash Emu Boot
b) QSPI Flash 1
c) QSPI Flash 2

QSPI flash map
--------------
Images		| Size	|QSPI Flash Address
------------------------------------------
RCW + PBI	| 1MB	| 0x4000_0000
U-boot 		| 1MB	| 0x4010_0000
U-boot Env 	| 1MB	| 0x4020_0000
PPA FIT image	| 2MB	| 0x4050_0000
Linux ITB	| ~53MB | 0x40A0_0000