mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-15 09:27:35 +00:00
f440bf2507
These IO pins are necessary for port power control and over current detect. Signed-off-by: Masahiro Yamada <yamada.m@jp.panasonic.com>
52 lines
1.6 KiB
C
52 lines
1.6 KiB
C
/*
|
|
* Copyright (C) 2011-2014 Panasonic Corporation
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/sg-regs.h>
|
|
|
|
void pin_init(void)
|
|
{
|
|
/* Comment format: PAD Name -> Function Name */
|
|
|
|
#ifdef CONFIG_UNIPHIER_SERIAL
|
|
sg_set_pinsel(127, 0); /* RXD0 -> RXD0 */
|
|
sg_set_pinsel(128, 0); /* TXD0 -> TXD0 */
|
|
sg_set_pinsel(129, 0); /* RXD1 -> RXD1 */
|
|
sg_set_pinsel(130, 0); /* TXD1 -> TXD1 */
|
|
sg_set_pinsel(131, 0); /* RXD2 -> RXD2 */
|
|
sg_set_pinsel(132, 0); /* TXD2 -> TXD2 */
|
|
sg_set_pinsel(88, 2); /* CH6CLK -> RXD3 */
|
|
sg_set_pinsel(89, 2); /* CH6VAL -> TXD3 */
|
|
#endif
|
|
|
|
#ifdef CONFIG_NAND_DENALI
|
|
sg_set_pinsel(40, 0); /* NFD0 -> NFD0 */
|
|
sg_set_pinsel(41, 0); /* NFD1 -> NFD1 */
|
|
sg_set_pinsel(42, 0); /* NFD2 -> NFD2 */
|
|
sg_set_pinsel(43, 0); /* NFD3 -> NFD3 */
|
|
sg_set_pinsel(44, 0); /* NFD4 -> NFD4 */
|
|
sg_set_pinsel(45, 0); /* NFD5 -> NFD5 */
|
|
sg_set_pinsel(46, 0); /* NFD6 -> NFD6 */
|
|
sg_set_pinsel(47, 0); /* NFD7 -> NFD7 */
|
|
sg_set_pinsel(48, 0); /* NFALE -> NFALE */
|
|
sg_set_pinsel(49, 0); /* NFCLE -> NFCLE */
|
|
sg_set_pinsel(50, 0); /* XNFRE -> XNFRE */
|
|
sg_set_pinsel(51, 0); /* XNFWE -> XNFWE */
|
|
sg_set_pinsel(52, 0); /* XNFWP -> XNFWP */
|
|
sg_set_pinsel(53, 0); /* XNFCE0 -> XNFCE0 */
|
|
sg_set_pinsel(54, 0); /* NRYBY0 -> NRYBY0 */
|
|
#endif
|
|
|
|
#ifdef CONFIG_USB_EHCI_UNIPHIER
|
|
sg_set_pinsel(184, 0); /* USB2VBUS -> USB2VBUS */
|
|
sg_set_pinsel(185, 0); /* USB2OD -> USB2OD */
|
|
sg_set_pinsel(187, 0); /* USB3VBUS -> USB3VBUS */
|
|
sg_set_pinsel(188, 0); /* USB3OD -> USB3OD */
|
|
#endif
|
|
|
|
writel(1, SG_LOADPINCTRL);
|
|
}
|