mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-16 01:38:22 +00:00
658ff9d035
The CONFIG_SPL_MAX_SIZE could be 0x27000 for i.MX8MM when SPL_TEXT_BASE set to 0x7E1000. The DDR firmware max uses 96KB, there is a 4KB padding header before SPL_TEXT_BASE, so the SPL MAX SIZE is `256KB - 96KB - 4KB`. Signed-off-by: Peng Fan <peng.fan@nxp.com> Reviewed-by: Fabio Estevam <festevam@denx.de>
101 lines
2.4 KiB
Text
101 lines
2.4 KiB
Text
CONFIG_ARM=y
|
|
CONFIG_ARCH_IMX8M=y
|
|
CONFIG_SYS_TEXT_BASE=0x40200000
|
|
CONFIG_SYS_MALLOC_LEN=0x2000000
|
|
CONFIG_SPL_GPIO=y
|
|
CONFIG_SPL_LIBCOMMON_SUPPORT=y
|
|
CONFIG_SPL_LIBGENERIC_SUPPORT=y
|
|
CONFIG_ENV_SIZE=0x1000
|
|
CONFIG_ENV_OFFSET=0x400000
|
|
CONFIG_DM_GPIO=y
|
|
CONFIG_DEFAULT_DEVICE_TREE="imx8mm-evk"
|
|
CONFIG_SPL_TEXT_BASE=0x7E1000
|
|
CONFIG_TARGET_IMX8MM_EVK=y
|
|
CONFIG_SPL_MMC=y
|
|
CONFIG_SPL_SERIAL=y
|
|
CONFIG_SPL_DRIVERS_MISC=y
|
|
CONFIG_SPL=y
|
|
CONFIG_SYS_LOAD_ADDR=0x40480000
|
|
CONFIG_DISTRO_DEFAULTS=y
|
|
CONFIG_FIT=y
|
|
CONFIG_FIT_EXTERNAL_OFFSET=0x3000
|
|
CONFIG_SPL_LOAD_FIT=y
|
|
# CONFIG_USE_SPL_FIT_GENERATOR is not set
|
|
CONFIG_OF_SYSTEM_SETUP=y
|
|
CONFIG_BOARD_LATE_INIT=y
|
|
CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
|
|
CONFIG_SPL_BSS_START_ADDR=0x910000
|
|
CONFIG_SPL_BSS_MAX_SIZE=0x2000
|
|
CONFIG_SPL_BOARD_INIT=y
|
|
# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
|
|
CONFIG_SPL_STACK=0x920000
|
|
CONFIG_SYS_SPL_MALLOC=y
|
|
CONFIG_HAS_CUSTOM_SPL_MALLOC_START=y
|
|
CONFIG_CUSTOM_SYS_SPL_MALLOC_ADDR=0x42200000
|
|
CONFIG_SYS_SPL_MALLOC_SIZE=0x80000
|
|
CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR=y
|
|
CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR=0x300
|
|
CONFIG_SPL_I2C=y
|
|
CONFIG_SPL_POWER=y
|
|
CONFIG_SPL_WATCHDOG=y
|
|
CONFIG_SYS_PROMPT="u-boot=> "
|
|
CONFIG_SYS_MAXARGS=64
|
|
CONFIG_SYS_CBSIZE=2048
|
|
CONFIG_SYS_PBSIZE=2074
|
|
# CONFIG_CMD_EXPORTENV is not set
|
|
# CONFIG_CMD_IMPORTENV is not set
|
|
# CONFIG_CMD_CRC32 is not set
|
|
CONFIG_CMD_CLK=y
|
|
CONFIG_CMD_FUSE=y
|
|
CONFIG_CMD_GPIO=y
|
|
CONFIG_CMD_I2C=y
|
|
CONFIG_CMD_MMC=y
|
|
CONFIG_CMD_CACHE=y
|
|
CONFIG_CMD_REGULATOR=y
|
|
CONFIG_CMD_EXT4_WRITE=y
|
|
CONFIG_OF_CONTROL=y
|
|
CONFIG_SPL_OF_CONTROL=y
|
|
CONFIG_ENV_OVERWRITE=y
|
|
CONFIG_ENV_IS_IN_MMC=y
|
|
CONFIG_SYS_RELOC_GD_ENV_ADDR=y
|
|
CONFIG_SYS_MMC_ENV_DEV=1
|
|
CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG=y
|
|
CONFIG_USE_ETHPRIME=y
|
|
CONFIG_ETHPRIME="FEC"
|
|
CONFIG_SPL_DM=y
|
|
CONFIG_SPL_CLK_COMPOSITE_CCF=y
|
|
CONFIG_CLK_COMPOSITE_CCF=y
|
|
CONFIG_SPL_CLK_IMX8MM=y
|
|
CONFIG_CLK_IMX8MM=y
|
|
CONFIG_MXC_GPIO=y
|
|
CONFIG_DM_I2C=y
|
|
CONFIG_SUPPORT_EMMC_BOOT=y
|
|
CONFIG_MMC_IO_VOLTAGE=y
|
|
CONFIG_MMC_UHS_SUPPORT=y
|
|
CONFIG_MMC_HS400_ES_SUPPORT=y
|
|
CONFIG_MMC_HS400_SUPPORT=y
|
|
CONFIG_FSL_USDHC=y
|
|
CONFIG_PHYLIB=y
|
|
CONFIG_PHY_ATHEROS=y
|
|
CONFIG_DM_ETH=y
|
|
CONFIG_PHY_GIGE=y
|
|
CONFIG_FEC_MXC=y
|
|
CONFIG_MII=y
|
|
CONFIG_PINCTRL=y
|
|
CONFIG_SPL_PINCTRL=y
|
|
CONFIG_PINCTRL_IMX8M=y
|
|
CONFIG_DM_PMIC=y
|
|
CONFIG_SPL_DM_PMIC_PCA9450=y
|
|
CONFIG_DM_REGULATOR=y
|
|
CONFIG_DM_REGULATOR_FIXED=y
|
|
CONFIG_DM_REGULATOR_GPIO=y
|
|
CONFIG_DM_PWM=y
|
|
CONFIG_PWM_IMX=y
|
|
CONFIG_DM_SERIAL=y
|
|
CONFIG_MXC_UART=y
|
|
CONFIG_SYSRESET=y
|
|
CONFIG_SPL_SYSRESET=y
|
|
CONFIG_SYSRESET_PSCI=y
|
|
CONFIG_SYSRESET_WATCHDOG=y
|
|
CONFIG_DM_THERMAL=y
|
|
CONFIG_IMX_WATCHDOG=y
|