mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-16 00:03:24 +00:00
75ba0fd570
Limit DDR usage under 4GB boundary on STM32MP regardless of memory size declared in device tree. Signed-off-by: Patrice Chotard <patrice.chotard@foss.st.com> Reviewed-by: Patrick Delaunay <patrick.delaunay@foss.st.com>
77 lines
1.8 KiB
C
77 lines
1.8 KiB
C
// SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause
|
|
/*
|
|
* Copyright (C) 2018, STMicroelectronics - All Rights Reserved
|
|
*/
|
|
|
|
#define LOG_CATEGORY LOGC_ARCH
|
|
|
|
#include <common.h>
|
|
#include <dm.h>
|
|
#include <image.h>
|
|
#include <init.h>
|
|
#include <lmb.h>
|
|
#include <log.h>
|
|
#include <ram.h>
|
|
#include <asm/global_data.h>
|
|
#include <asm/system.h>
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
int dram_init(void)
|
|
{
|
|
struct ram_info ram;
|
|
struct udevice *dev;
|
|
int ret;
|
|
|
|
ret = uclass_get_device(UCLASS_RAM, 0, &dev);
|
|
/* in case there is no RAM driver, retrieve DDR size from DT */
|
|
if (ret == -ENODEV) {
|
|
return fdtdec_setup_mem_size_base();
|
|
} else if (ret) {
|
|
log_err("RAM init failed: %d\n", ret);
|
|
return ret;
|
|
}
|
|
ret = ram_get_info(dev, &ram);
|
|
if (ret) {
|
|
log_debug("Cannot get RAM size: %d\n", ret);
|
|
return ret;
|
|
}
|
|
log_debug("RAM init base=%p, size=%zx\n", (void *)ram.base, ram.size);
|
|
|
|
gd->ram_size = ram.size;
|
|
|
|
return 0;
|
|
}
|
|
|
|
phys_addr_t board_get_usable_ram_top(phys_size_t total_size)
|
|
{
|
|
phys_size_t size;
|
|
phys_addr_t reg;
|
|
struct lmb lmb;
|
|
|
|
if (!total_size)
|
|
return gd->ram_top;
|
|
|
|
/*
|
|
* make sure U-Boot uses address space below 4GB boundaries even
|
|
* if the effective available memory is bigger
|
|
*/
|
|
gd->ram_top = clamp_val(gd->ram_top, 0, SZ_4G - 1);
|
|
|
|
/* found enough not-reserved memory to relocated U-Boot */
|
|
lmb_init(&lmb);
|
|
lmb_add(&lmb, gd->ram_base, gd->ram_top - gd->ram_base);
|
|
boot_fdt_add_mem_rsv_regions(&lmb, (void *)gd->fdt_blob);
|
|
/* add 8M for reserved memory for display, fdt, gd,... */
|
|
size = ALIGN(SZ_8M + CONFIG_SYS_MALLOC_LEN + total_size, MMU_SECTION_SIZE),
|
|
reg = lmb_alloc(&lmb, size, MMU_SECTION_SIZE);
|
|
|
|
if (!reg)
|
|
reg = gd->ram_top - size;
|
|
|
|
/* before relocation, mark the U-Boot memory as cacheable by default */
|
|
if (!(gd->flags & GD_FLG_RELOC))
|
|
mmu_set_region_dcache_behaviour(reg, size, DCACHE_DEFAULT_OPTION);
|
|
|
|
return reg + size;
|
|
}
|