mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-11 13:56:30 +00:00
1a4596601f
Signed-off-by: Wolfgang Denk <wd@denx.de> [trini: Fixup common/cmd_io.c] Signed-off-by: Tom Rini <trini@ti.com>
112 lines
2.8 KiB
C
112 lines
2.8 KiB
C
/*
|
|
* (C) Copyright 2001-2003
|
|
* Stefan Roese, esd gmbh germany, stefan.roese@esd-electronics.com
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/processor.h>
|
|
#include <asm/io.h>
|
|
#include <command.h>
|
|
#include <malloc.h>
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
int board_early_init_f (void)
|
|
{
|
|
/*
|
|
* IRQ 0-15 405GP internally generated; active high; level sensitive
|
|
* IRQ 16 405GP internally generated; active low; level sensitive
|
|
* IRQ 17-24 RESERVED
|
|
* IRQ 25 (EXT IRQ 0) CAN0; active low; level sensitive
|
|
* IRQ 26 (EXT IRQ 1) SER0 ; active low; level sensitive
|
|
* IRQ 27 (EXT IRQ 2) SER1; active low; level sensitive
|
|
* IRQ 28 (EXT IRQ 3) FPGA 0; active low; level sensitive
|
|
* IRQ 29 (EXT IRQ 4) FPGA 1; active low; level sensitive
|
|
* IRQ 30 (EXT IRQ 5) PCI INTA; active low; level sensitive
|
|
* IRQ 31 (EXT IRQ 6) COMPACT FLASH; active high; level sensitive
|
|
*/
|
|
mtdcr(UIC0SR, 0xFFFFFFFF); /* clear all ints */
|
|
mtdcr(UIC0ER, 0x00000000); /* disable all ints */
|
|
mtdcr(UIC0CR, 0x00000000); /* set all to be non-critical*/
|
|
mtdcr(UIC0PR, 0xFFFFFF80); /* set int polarities */
|
|
mtdcr(UIC0TR, 0x10000000); /* set int trigger levels */
|
|
mtdcr(UIC0VCR, 0x00000001); /* set vect base=0,INT0 highest priority*/
|
|
mtdcr(UIC0SR, 0xFFFFFFFF); /* clear all ints */
|
|
|
|
/*
|
|
* EBC Configuration Register: set ready timeout to 512 ebc-clks -> ca. 15 us
|
|
*/
|
|
mtebc (EBC0_CFG, 0xa8400000); /* ebc always driven */
|
|
|
|
/*
|
|
* Reset CPLD via GPIO13 (CS4) pin
|
|
*/
|
|
out_be32((void *)GPIO0_OR,
|
|
in_be32((void *)GPIO0_OR) & ~(0x80000000 >> 13));
|
|
udelay(1000); /* wait 1ms */
|
|
out_be32((void *)GPIO0_OR,
|
|
in_be32((void *)GPIO0_OR) | (0x80000000 >> 13));
|
|
udelay(1000); /* wait 1ms */
|
|
|
|
return 0;
|
|
}
|
|
|
|
int misc_init_r (void)
|
|
{
|
|
/* adjust flash start and offset */
|
|
gd->bd->bi_flashstart = 0 - gd->bd->bi_flashsize;
|
|
gd->bd->bi_flashoffset = 0;
|
|
|
|
return (0);
|
|
}
|
|
|
|
|
|
/*
|
|
* Check Board Identity:
|
|
*/
|
|
|
|
int checkboard (void)
|
|
{
|
|
char str[64];
|
|
int i = getenv_f("serial#", str, sizeof(str));
|
|
unsigned char trans[16] = {0x0,0x8,0x4,0xc,0x2,0xa,0x6,0xe,
|
|
0x1,0x9,0x5,0xd,0x3,0xb,0x7,0xf};
|
|
unsigned char id1, id2, rev;
|
|
|
|
puts ("Board: ");
|
|
|
|
if (i == -1)
|
|
puts ("### No HW ID - assuming DP405");
|
|
else
|
|
puts(str);
|
|
|
|
id1 = trans[(~(in_be32((void *)GPIO0_IR) >> 5)) & 0x0000000f];
|
|
id2 = trans[(~(in_be32((void *)GPIO0_IR) >> 9)) & 0x0000000f];
|
|
|
|
rev = in_8((void *)0xf0001000);
|
|
if (rev & 0x10) /* old DP405 compatibility */
|
|
rev = in_8((void *)0xf0000800);
|
|
|
|
switch (rev & 0xc0) {
|
|
case 0x00:
|
|
puts(" (HW=DP405");
|
|
break;
|
|
case 0x80:
|
|
puts(" (HW=DP405/CO");
|
|
break;
|
|
case 0xc0:
|
|
puts(" (HW=DN405");
|
|
break;
|
|
}
|
|
printf(", ID=0x%1X%1X, PLD=0x%02X", id2, id1, rev & 0x0f);
|
|
|
|
if ((rev & 0xc0) == 0xc0) {
|
|
printf(", C5V=%s",
|
|
in_be32((void *)GPIO0_IR) & 0x40000000 ? "off" : "on");
|
|
}
|
|
puts(")\n");
|
|
|
|
return 0;
|
|
}
|