mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-17 02:08:38 +00:00
7f53f5093b
Update the devicetree files from the Linux kernel, version v6.0-rc4. This is covering the 64-bit SoCs, from arch/arm64/boot/dts/allwinner. This avoids the not backwards-compatible r_intc binding change, to allow older kernels to boot, but the other nodes are updated. Not much change here, the vast majority is actually cosmetic: node names and using symbolic names for the the RTC clocks. Some A64 boards gain some audio nodes. The H616 DTs are now switched to the version finally merged into the kernel, which brings some changes, but none affecting U-Boot. Signed-off-by: Andre Przywara <andre.przywara@arm.com> Reviewed-by: Jernej Skrabec <jernej.skrabec@gmail.com>
116 lines
2.7 KiB
C
116 lines
2.7 KiB
C
/* SPDX-License-Identifier: (GPL-2.0+ or MIT) */
|
|
/*
|
|
* Copyright (C) 2020 Arm Ltd.
|
|
*/
|
|
|
|
#ifndef _DT_BINDINGS_CLK_SUN50I_H616_H_
|
|
#define _DT_BINDINGS_CLK_SUN50I_H616_H_
|
|
|
|
#define CLK_PLL_PERIPH0 4
|
|
|
|
#define CLK_CPUX 21
|
|
|
|
#define CLK_APB1 26
|
|
|
|
#define CLK_DE 29
|
|
#define CLK_BUS_DE 30
|
|
#define CLK_DEINTERLACE 31
|
|
#define CLK_BUS_DEINTERLACE 32
|
|
#define CLK_G2D 33
|
|
#define CLK_BUS_G2D 34
|
|
#define CLK_GPU0 35
|
|
#define CLK_BUS_GPU 36
|
|
#define CLK_GPU1 37
|
|
#define CLK_CE 38
|
|
#define CLK_BUS_CE 39
|
|
#define CLK_VE 40
|
|
#define CLK_BUS_VE 41
|
|
#define CLK_BUS_DMA 42
|
|
#define CLK_BUS_HSTIMER 43
|
|
#define CLK_AVS 44
|
|
#define CLK_BUS_DBG 45
|
|
#define CLK_BUS_PSI 46
|
|
#define CLK_BUS_PWM 47
|
|
#define CLK_BUS_IOMMU 48
|
|
|
|
#define CLK_MBUS_DMA 50
|
|
#define CLK_MBUS_VE 51
|
|
#define CLK_MBUS_CE 52
|
|
#define CLK_MBUS_TS 53
|
|
#define CLK_MBUS_NAND 54
|
|
#define CLK_MBUS_G2D 55
|
|
|
|
#define CLK_NAND0 57
|
|
#define CLK_NAND1 58
|
|
#define CLK_BUS_NAND 59
|
|
#define CLK_MMC0 60
|
|
#define CLK_MMC1 61
|
|
#define CLK_MMC2 62
|
|
#define CLK_BUS_MMC0 63
|
|
#define CLK_BUS_MMC1 64
|
|
#define CLK_BUS_MMC2 65
|
|
#define CLK_BUS_UART0 66
|
|
#define CLK_BUS_UART1 67
|
|
#define CLK_BUS_UART2 68
|
|
#define CLK_BUS_UART3 69
|
|
#define CLK_BUS_UART4 70
|
|
#define CLK_BUS_UART5 71
|
|
#define CLK_BUS_I2C0 72
|
|
#define CLK_BUS_I2C1 73
|
|
#define CLK_BUS_I2C2 74
|
|
#define CLK_BUS_I2C3 75
|
|
#define CLK_BUS_I2C4 76
|
|
#define CLK_SPI0 77
|
|
#define CLK_SPI1 78
|
|
#define CLK_BUS_SPI0 79
|
|
#define CLK_BUS_SPI1 80
|
|
#define CLK_EMAC_25M 81
|
|
#define CLK_BUS_EMAC0 82
|
|
#define CLK_BUS_EMAC1 83
|
|
#define CLK_TS 84
|
|
#define CLK_BUS_TS 85
|
|
#define CLK_BUS_THS 86
|
|
#define CLK_SPDIF 87
|
|
#define CLK_BUS_SPDIF 88
|
|
#define CLK_DMIC 89
|
|
#define CLK_BUS_DMIC 90
|
|
#define CLK_AUDIO_CODEC_1X 91
|
|
#define CLK_AUDIO_CODEC_4X 92
|
|
#define CLK_BUS_AUDIO_CODEC 93
|
|
#define CLK_AUDIO_HUB 94
|
|
#define CLK_BUS_AUDIO_HUB 95
|
|
#define CLK_USB_OHCI0 96
|
|
#define CLK_USB_PHY0 97
|
|
#define CLK_USB_OHCI1 98
|
|
#define CLK_USB_PHY1 99
|
|
#define CLK_USB_OHCI2 100
|
|
#define CLK_USB_PHY2 101
|
|
#define CLK_USB_OHCI3 102
|
|
#define CLK_USB_PHY3 103
|
|
#define CLK_BUS_OHCI0 104
|
|
#define CLK_BUS_OHCI1 105
|
|
#define CLK_BUS_OHCI2 106
|
|
#define CLK_BUS_OHCI3 107
|
|
#define CLK_BUS_EHCI0 108
|
|
#define CLK_BUS_EHCI1 109
|
|
#define CLK_BUS_EHCI2 110
|
|
#define CLK_BUS_EHCI3 111
|
|
#define CLK_BUS_OTG 112
|
|
#define CLK_BUS_KEYADC 113
|
|
#define CLK_HDMI 114
|
|
#define CLK_HDMI_SLOW 115
|
|
#define CLK_HDMI_CEC 116
|
|
#define CLK_BUS_HDMI 117
|
|
#define CLK_BUS_TCON_TOP 118
|
|
#define CLK_TCON_TV0 119
|
|
#define CLK_TCON_TV1 120
|
|
#define CLK_BUS_TCON_TV0 121
|
|
#define CLK_BUS_TCON_TV1 122
|
|
#define CLK_TVE0 123
|
|
#define CLK_BUS_TVE_TOP 124
|
|
#define CLK_BUS_TVE0 125
|
|
#define CLK_HDCP 126
|
|
#define CLK_BUS_HDCP 127
|
|
#define CLK_PLL_SYSTEM_32K 128
|
|
|
|
#endif /* _DT_BINDINGS_CLK_SUN50I_H616_H_ */
|