u-boot/board/freescale/vf610twr
Stefan Agner 56d83d1c04 arm: vf610: add DDR_SEL_PAD_CONTR register
Set DDR_SEL_PAD_CONTR register explicitly to DDR3 which solves RAM
issues with newer silicon (1.1). This register was added in revision
4 of the Vybrid Reference Manual.

Signed-off-by: Stefan Agner <stefan@agner.ch>
2014-05-25 15:46:12 +02:00
..
imximage.cfg Add GPL-2.0+ SPDX-License-Identifier to source files 2013-07-24 09:44:38 -04:00
Makefile board: arm: convert makefiles to Kbuild style 2013-11-01 11:42:12 -04:00
vf610twr.c arm: vf610: add DDR_SEL_PAD_CONTR register 2014-05-25 15:46:12 +02:00