mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-23 11:33:32 +00:00
fd6e425be2
Add sfc and flash node to device tree and config options to enable support for booting from SPI NOR flash on Radxa ROCK 5 Model B. Similar to RK3568 the BootRom in RK3588 can read all data and look for idbloader at 0x8000, same as on SD and eMMC. Use the rksd format and modify the mkimage offset to generate a bootable u-boot-rockchip-spi.bin that can be written to 0x0 of SPI NOR flash. The FIT image is loaded from 0x60000. => sf probe SF: Detected mx25u12835f with page size 256 Bytes, erase size 4 KiB, total 16 MiB => load mmc 1:1 10000000 u-boot-rockchip-spi.bin 1492992 bytes read in 129 ms (11 MiB/s) => sf update $fileaddr 0 $filesize device 0 offset 0x0, size 0x16c800 1300480 bytes written, 192512 bytes skipped in 11.103s, speed 137694 B/s The BROM_BOOTSOURCE_ID value read back when booting from SPI flash does not match the expected value of 3 (SPINOR) used by other SoCs. Instead a value of 6 is read back, add a new enum value to handle this new bootsource id. Signed-off-by: Jonas Karlman <jonas@kwiboo.se> Reviewed-by: Kever Yang <kever.yang@rock-chips.com> Tested-by: Eugen Hristev <eugen.hristev@collabora.com> Reviewed-by: Eugen Hristev <eugen.hristev@collabora.com>
264 lines
6.4 KiB
Text
264 lines
6.4 KiB
Text
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
/*
|
|
* Copyright (c) 2022 Edgeble AI Technologies Pvt. Ltd.
|
|
*/
|
|
|
|
#include "rockchip-u-boot.dtsi"
|
|
#include <dt-bindings/phy/phy.h>
|
|
|
|
/ {
|
|
dmc {
|
|
compatible = "rockchip,rk3588-dmc";
|
|
bootph-all;
|
|
status = "okay";
|
|
};
|
|
|
|
usb_host0_ehci: usb@fc800000 {
|
|
compatible = "generic-ehci";
|
|
reg = <0x0 0xfc800000 0x0 0x40000>;
|
|
interrupts = <GIC_SPI 215 IRQ_TYPE_LEVEL_HIGH 0>;
|
|
clocks = <&cru HCLK_HOST0>, <&cru HCLK_HOST_ARB0>;
|
|
clock-names = "usbhost", "arbiter";
|
|
power-domains = <&power RK3588_PD_USB>;
|
|
status = "disabled";
|
|
};
|
|
|
|
usb_host0_ohci: usb@fc840000 {
|
|
compatible = "generic-ohci";
|
|
reg = <0x0 0xfc840000 0x0 0x40000>;
|
|
interrupts = <GIC_SPI 216 IRQ_TYPE_LEVEL_HIGH 0>;
|
|
clocks = <&cru HCLK_HOST0>, <&cru HCLK_HOST_ARB0>;
|
|
clock-names = "usbhost", "arbiter";
|
|
power-domains = <&power RK3588_PD_USB>;
|
|
status = "disabled";
|
|
};
|
|
|
|
usb_host1_ehci: usb@fc880000 {
|
|
compatible = "generic-ehci";
|
|
reg = <0x0 0xfc880000 0x0 0x40000>;
|
|
interrupts = <GIC_SPI 218 IRQ_TYPE_LEVEL_HIGH 0>;
|
|
clocks = <&cru HCLK_HOST1>, <&cru HCLK_HOST_ARB1>;
|
|
clock-names = "usbhost", "arbiter";
|
|
power-domains = <&power RK3588_PD_USB>;
|
|
status = "disabled";
|
|
};
|
|
|
|
usb_host1_ohci: usb@fc8c0000 {
|
|
compatible = "generic-ohci";
|
|
reg = <0x0 0xfc8c0000 0x0 0x40000>;
|
|
interrupts = <GIC_SPI 219 IRQ_TYPE_LEVEL_HIGH 0>;
|
|
clocks = <&cru HCLK_HOST1>, <&cru HCLK_HOST_ARB1>;
|
|
clock-names = "usbhost", "arbiter";
|
|
power-domains = <&power RK3588_PD_USB>;
|
|
status = "disabled";
|
|
};
|
|
|
|
pmu1_grf: syscon@fd58a000 {
|
|
bootph-all;
|
|
compatible = "rockchip,rk3588-pmu1-grf", "syscon";
|
|
reg = <0x0 0xfd58a000 0x0 0x2000>;
|
|
};
|
|
|
|
pipe_phy0_grf: syscon@fd5bc000 {
|
|
compatible = "rockchip,pipe-phy-grf", "syscon";
|
|
reg = <0x0 0xfd5bc000 0x0 0x100>;
|
|
};
|
|
|
|
usb2phy2_grf: syscon@fd5d8000 {
|
|
compatible = "rockchip,rk3588-usb2phy-grf", "syscon",
|
|
"simple-mfd";
|
|
reg = <0x0 0xfd5d8000 0x0 0x4000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
u2phy2: usb2-phy@8000 {
|
|
compatible = "rockchip,rk3588-usb2phy";
|
|
reg = <0x8000 0x10>;
|
|
interrupts = <GIC_SPI 391 IRQ_TYPE_LEVEL_HIGH 0>;
|
|
clocks = <&cru CLK_USB2PHY_HDPTXRXPHY_REF>;
|
|
clock-names = "phyclk";
|
|
#clock-cells = <0>;
|
|
status = "disabled";
|
|
|
|
u2phy2_host: host-port {
|
|
#phy-cells = <0>;
|
|
status = "disabled";
|
|
};
|
|
};
|
|
};
|
|
|
|
usb2phy3_grf: syscon@fd5dc000 {
|
|
compatible = "rockchip,rk3588-usb2phy-grf", "syscon",
|
|
"simple-mfd";
|
|
reg = <0x0 0xfd5dc000 0x0 0x4000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
u2phy3: usb2-phy@c000 {
|
|
compatible = "rockchip,rk3588-usb2phy";
|
|
reg = <0xc000 0x10>;
|
|
interrupts = <GIC_SPI 392 IRQ_TYPE_LEVEL_HIGH 0>;
|
|
clocks = <&cru CLK_USB2PHY_HDPTXRXPHY_REF>;
|
|
clock-names = "phyclk";
|
|
#clock-cells = <0>;
|
|
status = "disabled";
|
|
|
|
u2phy3_host: host-port {
|
|
#phy-cells = <0>;
|
|
status = "disabled";
|
|
};
|
|
};
|
|
};
|
|
|
|
pcie2x1l2: pcie@fe190000 {
|
|
compatible = "rockchip,rk3588-pcie", "snps,dw-pcie";
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
bus-range = <0x40 0x4f>;
|
|
clocks = <&cru ACLK_PCIE_1L2_MSTR>, <&cru ACLK_PCIE_1L2_SLV>,
|
|
<&cru ACLK_PCIE_1L2_DBI>, <&cru PCLK_PCIE_1L2>,
|
|
<&cru CLK_PCIE_AUX4>, <&cru CLK_PCIE1L2_PIPE>;
|
|
clock-names = "aclk_mst", "aclk_slv",
|
|
"aclk_dbi", "pclk",
|
|
"aux", "pipe";
|
|
device_type = "pci";
|
|
interrupts = <GIC_SPI 253 IRQ_TYPE_LEVEL_HIGH 0>,
|
|
<GIC_SPI 252 IRQ_TYPE_LEVEL_HIGH 0>,
|
|
<GIC_SPI 251 IRQ_TYPE_LEVEL_HIGH 0>,
|
|
<GIC_SPI 250 IRQ_TYPE_LEVEL_HIGH 0>,
|
|
<GIC_SPI 249 IRQ_TYPE_LEVEL_HIGH 0>;
|
|
interrupt-names = "sys", "pmc", "msg", "legacy", "err";
|
|
#interrupt-cells = <1>;
|
|
interrupt-map-mask = <0 0 0 7>;
|
|
interrupt-map = <0 0 0 1 &pcie2x1l2_intc 0>,
|
|
<0 0 0 2 &pcie2x1l2_intc 1>,
|
|
<0 0 0 3 &pcie2x1l2_intc 2>,
|
|
<0 0 0 4 &pcie2x1l2_intc 3>;
|
|
linux,pci-domain = <4>;
|
|
num-ib-windows = <8>;
|
|
num-ob-windows = <8>;
|
|
num-viewport = <4>;
|
|
max-link-speed = <2>;
|
|
msi-map = <0x4000 &gic 0x4000 0x1000>;
|
|
num-lanes = <1>;
|
|
phys = <&combphy0_ps PHY_TYPE_PCIE>;
|
|
phy-names = "pcie-phy";
|
|
power-domains = <&power RK3588_PD_PCIE>;
|
|
ranges = <0x01000000 0x0 0xf4100000 0x0 0xf4100000 0x0 0x00100000>,
|
|
<0x02000000 0x0 0xf4200000 0x0 0xf4200000 0x0 0x00e00000>,
|
|
<0x03000000 0x0 0x40000000 0xa 0x00000000 0x0 0x40000000>;
|
|
reg = <0xa 0x41000000 0x0 0x00400000>,
|
|
<0x0 0xfe190000 0x0 0x00010000>,
|
|
<0x0 0xf4000000 0x0 0x00100000>;
|
|
reg-names = "dbi", "apb", "config";
|
|
resets = <&cru SRST_PCIE4_POWER_UP>, <&cru SRST_P_PCIE4>;
|
|
reset-names = "pcie", "periph";
|
|
rockchip,pipe-grf = <&php_grf>;
|
|
status = "disabled";
|
|
|
|
pcie2x1l2_intc: legacy-interrupt-controller {
|
|
interrupt-controller;
|
|
#address-cells = <0>;
|
|
#interrupt-cells = <1>;
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <GIC_SPI 250 IRQ_TYPE_EDGE_RISING 0>;
|
|
};
|
|
};
|
|
|
|
sfc: spi@fe2b0000 {
|
|
compatible = "rockchip,sfc";
|
|
reg = <0x0 0xfe2b0000 0x0 0x4000>;
|
|
interrupts = <GIC_SPI 206 IRQ_TYPE_LEVEL_HIGH 0>;
|
|
clocks = <&cru SCLK_SFC>, <&cru HCLK_SFC>;
|
|
clock-names = "clk_sfc", "hclk_sfc";
|
|
status = "disabled";
|
|
};
|
|
|
|
otp: nvmem@fecc0000 {
|
|
compatible = "rockchip,rk3588-otp";
|
|
reg = <0x0 0xfecc0000 0x0 0x400>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
status = "okay";
|
|
|
|
cpu_id: id@7 {
|
|
reg = <0x07 0x10>;
|
|
};
|
|
};
|
|
|
|
rng: rng@fe378000 {
|
|
compatible = "rockchip,trngv1";
|
|
reg = <0x0 0xfe378000 0x0 0x200>;
|
|
status = "disabled";
|
|
};
|
|
|
|
combphy0_ps: phy@fee00000 {
|
|
compatible = "rockchip,rk3588-naneng-combphy";
|
|
reg = <0x0 0xfee00000 0x0 0x100>;
|
|
#phy-cells = <1>;
|
|
clocks = <&cru CLK_REF_PIPE_PHY0>, <&cru PCLK_PCIE_COMBO_PIPE_PHY0>,
|
|
<&cru PCLK_PHP_ROOT>;
|
|
clock-names = "refclk", "apbclk", "phpclk";
|
|
assigned-clocks = <&cru CLK_REF_PIPE_PHY0>;
|
|
assigned-clock-rates = <100000000>;
|
|
resets = <&cru SRST_P_PCIE2_PHY0>, <&cru SRST_REF_PIPE_PHY0>;
|
|
reset-names = "combphy-apb", "combphy";
|
|
rockchip,pipe-grf = <&php_grf>;
|
|
rockchip,pipe-phy-grf = <&pipe_phy0_grf>;
|
|
status = "disabled";
|
|
};
|
|
};
|
|
|
|
&xin24m {
|
|
bootph-all;
|
|
status = "okay";
|
|
};
|
|
|
|
&cru {
|
|
bootph-pre-ram;
|
|
status = "okay";
|
|
};
|
|
|
|
&sys_grf {
|
|
bootph-pre-ram;
|
|
status = "okay";
|
|
};
|
|
|
|
&scmi {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&scmi_clk {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&sdmmc {
|
|
bootph-pre-ram;
|
|
u-boot,spl-fifo-mode;
|
|
};
|
|
|
|
&sdhci {
|
|
bootph-pre-ram;
|
|
u-boot,spl-fifo-mode;
|
|
};
|
|
|
|
&uart2 {
|
|
clock-frequency = <24000000>;
|
|
bootph-pre-ram;
|
|
status = "okay";
|
|
};
|
|
|
|
&ioc {
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
#ifdef CONFIG_ROCKCHIP_SPI_IMAGE
|
|
&binman {
|
|
simple-bin-spi {
|
|
mkimage {
|
|
args = "-n", CONFIG_SYS_SOC, "-T", "rksd";
|
|
offset = <0x8000>;
|
|
};
|
|
};
|
|
};
|
|
#endif
|