u-boot/arch/x86
Bin Meng 02541601cb x86: fsp: Don't program MTRR for DRAM for FSP1
There are several outstanding issues as to why this does not apply
to FSP1:

* For FSP1, the system memory and reserved memory used by FSP are
  already programmed in the MTRR by FSP.
* The 'mtrr_top' mistakenly includes TSEG memory range that has the
  same RES_MEM_RESERVED resource type. Its address is programmed
  and reported by FSP to be near the top of 4 GiB space, which is
  not what we want for SDRAM.
* The call to mtrr_add_request() is not guaranteed to have its size
  to be exactly the power of 2. This causes reserved bits of the
  IA32_MTRR_PHYSMASK register to be written which generates #GP.

For FSP2, it seems this is necessary as without this, U-Boot boot
process on Chromebook Coral goes very slowly.

Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
Reviewed-by: Simon Glass <sjg@chromium.org>
Tested on chromebook_coral, chromebook_samus, chromebook_link, minnowmax
Tested-by: Simon Glass <sjg@chromium.org>
2021-08-03 00:01:29 +08:00
..
cpu x86: mtrr: Abort if requested size is not power of 2 2021-08-02 15:11:41 +08:00
dts x86: dts: Define a default TSC timer frequency 2021-08-02 15:11:40 +08:00
include/asm x86: mtrr: Abort if requested size is not power of 2 2021-08-02 15:11:41 +08:00
lib x86: fsp: Don't program MTRR for DRAM for FSP1 2021-08-03 00:01:29 +08:00
config.mk Add support for stack-protector 2021-04-20 07:31:12 -04:00
Kconfig x86: kconfig: Drop ROM_NEEDS_BLOBS and BUILD_ROM 2021-08-02 15:11:40 +08:00
Makefile x86: Allow 16-bit init to be in TPL 2019-05-08 13:02:13 +08:00