mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-20 18:23:08 +00:00
448e2b6327
The event framework is just that, a framework. Enabling it by itself does nothing, so we shouldn't ask the user about it. Reword (and correct typos) around this the option and help text. This also applies to DM_EVENT and EVENT_DYNAMIC. Only EVENT_DEBUG and CMD_EVENT should be visible to the user to select, when EVENT is selected. With this, it's time to address the larger problems. When functionality uses events, typically via EVENT_SPY, the appropriate framework then must be select'd and NOT imply'd. As the functionality will cease to work (and so, platforms will fail to boot) this is non-optional and where select is appropriate. Audit the current users of EVENT_SPY to have a more fine-grained approach to select'ing the framework where used. Also ensure the current users of event_register and also select EVENT_DYNAMIC. Cc: AKASHI Takahiro <takahiro.akashi@linaro.org> Cc: Heinrich Schuchardt <xypron.glpk@gmx.de> Reported-by: Oliver Graute <Oliver.Graute@kococonnector.com> Reported-by: Francesco Dolcini <francesco.dolcini@toradex.com> Fixes:7fe32b3442("event: Convert arch_cpu_init_dm() to use events") Fixes:42fdcebf85("event: Convert misc_init_f() to use events") Fixes:c5ef202557("dm: fix DM_EVENT dependencies") Signed-off-by: Tom Rini <trini@konsulko.com> Tested-by: Simon Glass <sjg@chromium.org> Reviewed-by: Simon Glass <sjg@chromium.org> Reviewed-by: Fabio Estevam <festevam@denx.de>
43 lines
659 B
Text
43 lines
659 B
Text
# SPDX-License-Identifier: GPL-2.0
|
|
#
|
|
# Copyright (C) 2016 Google Inc.
|
|
#
|
|
|
|
config INTEL_BROADWELL
|
|
bool
|
|
select CACHE_MRC_BIN
|
|
select DM_EVENT
|
|
select ARCH_EARLY_INIT_R
|
|
imply HAVE_INTEL_ME
|
|
imply ENABLE_MRC_CACHE
|
|
imply AHCI_PCI
|
|
imply ICH_SPI
|
|
imply INTEL_BROADWELL_GPIO
|
|
imply SCSI
|
|
imply SCSI_AHCI
|
|
imply SPI_FLASH
|
|
imply USB
|
|
imply USB_EHCI_HCD
|
|
imply VIDEO_BROADWELL_IGD
|
|
|
|
if INTEL_BROADWELL
|
|
|
|
config DCACHE_RAM_BASE
|
|
default 0xff7c0000
|
|
|
|
config DCACHE_RAM_SIZE
|
|
default 0x40000
|
|
|
|
config DCACHE_RAM_MRC_VAR_SIZE
|
|
default 0x30000
|
|
|
|
config CPU_SPECIFIC_OPTIONS
|
|
def_bool y
|
|
select SMM_TSEG
|
|
select X86_RAMTEST
|
|
|
|
config SMM_TSEG_SIZE
|
|
hex
|
|
default 0x800000
|
|
|
|
endif
|