mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-29 16:10:58 +00:00
96683d3436
Add support for Versal NET mini Quad SPI flash configuration. This runs from onchip memory, so it has to be compact. Hence only Quad SPI related settings are enabled. Signed-off-by: Ashok Reddy Soma <ashok.reddy.soma@amd.com> Link: https://lore.kernel.org/r/20230614121351.21521-2-ashok.reddy.soma@amd.com Signed-off-by: Michal Simek <michal.simek@amd.com>
72 lines
1.3 KiB
Text
72 lines
1.3 KiB
Text
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* dts file for Xilinx Versal NET Mini QSPI Configuration
|
|
*
|
|
* (C) Copyright 2023, Advanced Micro Devices, Inc.
|
|
*
|
|
* Michal Simek <michal.simek@amd.com>
|
|
* Ashok Reddy Soma <ashok.reddy.soma@amd.com>
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
/ {
|
|
compatible = "xlnx,versal-net-mini";
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
model = "Xilinx Versal NET MINI QSPI";
|
|
|
|
aliases {
|
|
serial0 = &dcc;
|
|
spi0 = &qspi;
|
|
};
|
|
|
|
chosen {
|
|
stdout-path = "serial0:115200";
|
|
};
|
|
|
|
memory@bbf00000 {
|
|
device_type = "memory";
|
|
reg = <0 0xbbf00000 0 0x100000>;
|
|
};
|
|
|
|
clk150: clk150 {
|
|
compatible = "fixed-clock";
|
|
#clock-cells = <0>;
|
|
clock-frequency = <150000000>;
|
|
};
|
|
|
|
dcc: dcc {
|
|
compatible = "arm,dcc";
|
|
status = "okay";
|
|
bootph-all;
|
|
};
|
|
|
|
amba: amba {
|
|
bootph-all;
|
|
compatible = "simple-bus";
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
ranges;
|
|
|
|
qspi: spi@f1030000 {
|
|
compatible = "xlnx,versal-qspi-1.0";
|
|
status = "okay";
|
|
clock-names = "ref_clk", "pclk";
|
|
num-cs = <1>;
|
|
reg = <0 0xf1030000 0 0x1000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
clocks = <&clk150>, <&clk150>;
|
|
|
|
flash0: flash@0 {
|
|
compatible = "n25q512a", "micron,m25p80",
|
|
"jedec,spi-nor";
|
|
reg = <0>;
|
|
spi-tx-bus-width = <4>;
|
|
spi-rx-bus-width = <4>;
|
|
spi-max-frequency = <20000000>;
|
|
};
|
|
};
|
|
};
|
|
};
|