Mirrors/u-boot
2
0
Fork 0
mirror of https://github.com/AsahiLinux/u-boot synced 2024-11-06 13:14:27 +00:00
Code Issues Projects Releases Packages Wiki Activity
63621 commits 24 branches 545 tags 332 MiB
Commit graph

2 commits

Author SHA1 Message Date
Simon Glass
72cd085aae x86: ivybridge: Add additional LPC init 
Set up all the remaining pieces of the LPC (low-pin-count) peripheral in
PCH (Peripheral Controller Hub).

Signed-off-by: Simon Glass <sjg@chromium.org>
 2014-11-25 06:34:01 -07:00
Simon Glass
2b6051541b x86: ivybridge: Add early LPC init so that serial works 
The PCH (Platform Controller Hub) includes an LPC (Low Pin Count) device
which provides a serial port. This is accessible on Chromebooks, so enable
it early in the boot process.

Signed-off-by: Simon Glass <sjg@chromium.org>
 2014-11-21 07:34:12 +01:00