mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-10 23:24:38 +00:00
powerpc/t1023rdb: add support for T1023RDB RevC
Add support for NOR flash and GPIO/I2C switch control on RevC. - NOR support - bank0/bank4 switch - SD/eMMC switch - board version Signed-off-by: Shengzhou Liu <Shengzhou.Liu@freescale.com> Reviewed-by: York Sun <yorksun@freescale.com>
This commit is contained in:
Shengzhou Liu
York Sun
parent
5050f6f0e5
commit
ff7ea2d18b
5 changed files with 123 additions and 56 deletions
|
|
@ -70,6 +70,7 @@ Deep Sleep: yes no
|
|||
I2C controller: 4 3
|
||||
DDR: 64-bit 32-bit
|
||||
IFC: 32-bit 28-bit
|
||||
Package: 23x23 19x19
|
||||
|
||||
|
||||
T1024RDB board Overview
|
||||
|
|
@ -192,7 +193,7 @@ Software configurations and board settings
|
|||
on T1024RDB:
|
||||
set SW1[1:8] = '00010011', SW2[1] = '1', SW3[4] = '0' for NOR boot
|
||||
on T1023RDB:
|
||||
set SW1[1:8] = '00010110', SW2[1] = '0', SW3[4] = '0' for NOR boot
|
||||
set SW1[1:8] = '00010111', SW2[1] = '1', SW3[4] = '0' for NOR boot
|
||||
|
||||
Switching between default bank0 and alternate bank4 on NOR flash
|
||||
To change boot source to vbank4:
|
||||
|
|
@ -200,7 +201,7 @@ Software configurations and board settings
|
|||
via software: run command 'cpld reset altbank' in u-boot.
|
||||
via DIP-switch: set SW3[5:7] = '100'
|
||||
on T1023RDB:
|
||||
via software: run command 'gpio vbank4' in u-boot.
|
||||
via software: run command 'switch bank4' in u-boot.
|
||||
via DIP-switch: set SW3[5:7] = '100'
|
||||
|
||||
To change boot source to vbank0:
|
||||
|
|
@ -208,7 +209,7 @@ Software configurations and board settings
|
|||
via software: run command 'cpld reset' in u-boot.
|
||||
via DIP-Switch: set SW3[5:7] = '000'
|
||||
on T1023RDB:
|
||||
via software: run command 'gpio vbank0' in u-boot.
|
||||
via software: run command 'switch bank0' in u-boot.
|
||||
via DIP-switch: set SW3[5:7] = '000'
|
||||
|
||||
2. NAND Boot:
|
||||
|
|
@ -219,7 +220,7 @@ Software configurations and board settings
|
|||
=> tftp 1000000 u-boot-with-spl-pbl.bin
|
||||
=> nand erase 0 $filesize
|
||||
=> nand write 1000000 0 $filesize
|
||||
set SW1[1:8] = '10001000', SW2[1] = '1', SW3[4] = '1' for NAND boot
|
||||
set SW1[1:8] = '10000010', SW2[1] = '1', SW3[4] = '1' for NAND boot
|
||||
|
||||
3. SPI Boot:
|
||||
a. build PBL image for SPI boot
|
||||
|
|
@ -241,11 +242,14 @@ Software configurations and board settings
|
|||
$ make
|
||||
b. program u-boot-with-spl-pbl.bin to SD/MMC card
|
||||
=> tftp 1000000 u-boot-with-spl-pbl.bin
|
||||
=> mmc write 1000000 8 0x800
|
||||
=> mmc write 1000000 8 0x7f0
|
||||
=> tftp 1000000 fsl_fman_ucode_t1024_xx.bin
|
||||
=> mmc write 1000000 0x820 80
|
||||
set SW1[1:8] = '00100000', SW2[1] = '0' for SD boot
|
||||
|
||||
SW3[3] = '1' for SD card(or 'switch sd' by software)
|
||||
SW3[3] = '0' for eMMC (or 'switch emmc' by software)
|
||||
|
||||
|
||||
2-stage NAND/SPI/SD boot loader
|
||||
-------------------------------
|
||||
|
|
@ -292,7 +296,7 @@ Start End Definition Size
|
|||
0x160000 0x17FFFF FMAN Ucode 128KB
|
||||
|
||||
|
||||
SD Card memory Map on T1024RDB
|
||||
SD Card memory Map on T102xRDB
|
||||
----------------------------------------------------
|
||||
Block #blocks Definition Size
|
||||
0x008 2048 u-boot img 1MB
|
||||
|
|
@ -313,5 +317,5 @@ Start End Definition Size
|
|||
0xa00000 0x3FFFFFF rootfs 54MB
|
||||
|
||||
|
||||
For more details, please refer to T1024RDB Reference Manual
|
||||
For more details, please refer to T1024RDB/T1023RDB User Guide
|
||||
and Freescale QorIQ SDK Infocenter document.
|
||||
|
|
|
|||
|
|
@ -4,5 +4,5 @@ aa55aa55 010e0100
|
|||
#Core/DDR: 1400Mhz/1600MT/s with single source clock
|
||||
0810000e 00000000 00000000 00000000
|
||||
3b800003 00000012 e8104000 21000000
|
||||
00000000 00000000 00000000 00020800
|
||||
00000000 00000000 00000000 00022800
|
||||
00000130 04020200 00000000 00000006
|
||||
|
|
|
|||
|
|
@ -20,6 +20,9 @@
|
|||
#include "t102xrdb.h"
|
||||
#ifdef CONFIG_T1024RDB
|
||||
#include "cpld.h"
|
||||
#elif defined(CONFIG_T1023RDB)
|
||||
#include <i2c.h>
|
||||
#include <mmc.h>
|
||||
#endif
|
||||
#include "../common/sleep.h"
|
||||
|
||||
|
|
@ -27,13 +30,14 @@ DECLARE_GLOBAL_DATA_PTR;
|
|||
|
||||
#ifdef CONFIG_T1023RDB
|
||||
enum {
|
||||
GPIO1_SD_SEL = 0x00020000, /* GPIO1_14, 0: EMMC, 1:SD/MMC */
|
||||
GPIO1_SD_SEL = 0x00020000, /* GPIO1_14, 0: eMMC, 1:SD/MMC */
|
||||
GPIO1_EMMC_SEL,
|
||||
GPIO1_VBANK0,
|
||||
GPIO1_VBANK4 = 0x00008000, /* GPIO1_16/20/22, 100:vBank4 */
|
||||
GPIO1_VBANK_MASK = 0x00008a00,
|
||||
GPIO1_DIR_OUTPUT = 0x00028a00,
|
||||
GPIO1_GET_VAL,
|
||||
GPIO3_GET_VERSION, /* GPIO3_4/5, 00:RevB, 01: RevC */
|
||||
GPIO3_BRD_VER_MASK = 0x0c000000,
|
||||
GPIO3_OFFSET = 0x2000,
|
||||
I2C_GET_BANK,
|
||||
I2C_SET_BANK0,
|
||||
I2C_SET_BANK4,
|
||||
};
|
||||
#endif
|
||||
|
||||
|
|
@ -48,9 +52,11 @@ int checkboard(void)
|
|||
srds_s1 >>= FSL_CORENET2_RCWSR4_SRDS1_PRTCL_SHIFT;
|
||||
|
||||
printf("Board: %sRDB, ", cpu->name);
|
||||
#ifdef CONFIG_T1024RDB
|
||||
#if defined(CONFIG_T1024RDB)
|
||||
printf("Board rev: 0x%02x CPLD ver: 0x%02x, ",
|
||||
CPLD_READ(hw_ver), CPLD_READ(sw_ver));
|
||||
#elif defined(CONFIG_T1023RDB)
|
||||
printf("Rev%c, ", t1023rdb_ctrl(GPIO3_GET_VERSION) + 'B');
|
||||
#endif
|
||||
printf("boot from ");
|
||||
|
||||
|
|
@ -73,8 +79,7 @@ int checkboard(void)
|
|||
#ifdef CONFIG_NAND
|
||||
puts("NAND\n");
|
||||
#else
|
||||
printf("NOR vBank%d\n", (t1023rdb_gpio_ctrl(GPIO1_GET_VAL) &
|
||||
GPIO1_VBANK4) >> 15 ? 4 : 0);
|
||||
printf("NOR vBank%d\n", t1023rdb_ctrl(I2C_GET_BANK));
|
||||
#endif
|
||||
#endif
|
||||
|
||||
|
|
@ -196,64 +201,126 @@ int ft_board_setup(void *blob, bd_t *bd)
|
|||
fdt_fixup_board_enet(blob);
|
||||
#endif
|
||||
|
||||
#ifdef CONFIG_T1023RDB
|
||||
if (t1023rdb_ctrl(GPIO3_GET_VERSION) > 0)
|
||||
fdt_enable_nor(blob);
|
||||
#endif
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
||||
#ifdef CONFIG_T1023RDB
|
||||
static u32 t1023rdb_gpio_ctrl(u32 ctrl_type)
|
||||
/* Enable NOR flash for RevC */
|
||||
static void fdt_enable_nor(void *blob)
|
||||
{
|
||||
ccsr_gpio_t *pgpio = (void *)(CONFIG_SYS_MPC85xx_GPIO_ADDR);
|
||||
u32 gpioval;
|
||||
int nodeoff = fdt_node_offset_by_compatible(blob, 0, "cfi-flash");
|
||||
|
||||
setbits_be32(&pgpio->gpdir, GPIO1_DIR_OUTPUT);
|
||||
gpioval = in_be32(&pgpio->gpdat);
|
||||
if (nodeoff >= 0)
|
||||
fdt_status_okay(blob, nodeoff);
|
||||
else
|
||||
printf("WARNING unable to set status for NOR\n");
|
||||
}
|
||||
|
||||
int board_mmc_getcd(struct mmc *mmc)
|
||||
{
|
||||
ccsr_gpio_t __iomem *pgpio = (void *)(CONFIG_SYS_MPC85xx_GPIO_ADDR);
|
||||
u32 val = in_be32(&pgpio->gpdat);
|
||||
|
||||
/* GPIO1_14, 0: eMMC, 1: SD/MMC */
|
||||
val &= GPIO1_SD_SEL;
|
||||
|
||||
return val ? -1 : 1;
|
||||
}
|
||||
|
||||
int board_mmc_getwp(struct mmc *mmc)
|
||||
{
|
||||
ccsr_gpio_t __iomem *pgpio = (void *)(CONFIG_SYS_MPC85xx_GPIO_ADDR);
|
||||
u32 val = in_be32(&pgpio->gpdat);
|
||||
|
||||
val &= GPIO1_SD_SEL;
|
||||
|
||||
return val ? -1 : 0;
|
||||
}
|
||||
|
||||
static u32 t1023rdb_ctrl(u32 ctrl_type)
|
||||
{
|
||||
ccsr_gpio_t __iomem *pgpio = (void *)(CONFIG_SYS_MPC85xx_GPIO_ADDR);
|
||||
ccsr_gur_t __iomem *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR);
|
||||
u32 val, orig_bus = i2c_get_bus_num();
|
||||
u8 tmp;
|
||||
|
||||
switch (ctrl_type) {
|
||||
case GPIO1_SD_SEL:
|
||||
gpioval |= GPIO1_SD_SEL;
|
||||
val = in_be32(&pgpio->gpdat);
|
||||
val |= GPIO1_SD_SEL;
|
||||
out_be32(&pgpio->gpdat, val);
|
||||
setbits_be32(&pgpio->gpdir, GPIO1_SD_SEL);
|
||||
break;
|
||||
case GPIO1_EMMC_SEL:
|
||||
gpioval &= ~GPIO1_SD_SEL;
|
||||
val = in_be32(&pgpio->gpdat);
|
||||
val &= ~GPIO1_SD_SEL;
|
||||
out_be32(&pgpio->gpdat, val);
|
||||
setbits_be32(&pgpio->gpdir, GPIO1_SD_SEL);
|
||||
break;
|
||||
case GPIO1_VBANK0:
|
||||
gpioval &= ~GPIO1_VBANK_MASK;
|
||||
case GPIO3_GET_VERSION:
|
||||
pgpio = (ccsr_gpio_t *)(CONFIG_SYS_MPC85xx_GPIO_ADDR
|
||||
+ GPIO3_OFFSET);
|
||||
val = in_be32(&pgpio->gpdat);
|
||||
val = ((val & GPIO3_BRD_VER_MASK) >> 26) & 0x3;
|
||||
if (val == 0x3) /* GPIO3_4/5 not used on RevB */
|
||||
val = 0;
|
||||
return val;
|
||||
case I2C_GET_BANK:
|
||||
i2c_set_bus_num(I2C_PCA6408_BUS_NUM);
|
||||
i2c_read(I2C_PCA6408_ADDR, 0, 1, &tmp, 1);
|
||||
tmp &= 0x7;
|
||||
tmp = ((tmp & 1) << 2) | (tmp & 2) | ((tmp & 4) >> 2);
|
||||
i2c_set_bus_num(orig_bus);
|
||||
return tmp;
|
||||
case I2C_SET_BANK0:
|
||||
i2c_set_bus_num(I2C_PCA6408_BUS_NUM);
|
||||
tmp = 0x0;
|
||||
i2c_write(I2C_PCA6408_ADDR, 1, 1, &tmp, 1);
|
||||
tmp = 0xf8;
|
||||
i2c_write(I2C_PCA6408_ADDR, 3, 1, &tmp, 1);
|
||||
/* asserting HRESET_REQ */
|
||||
out_be32(&gur->rstcr, 0x2);
|
||||
break;
|
||||
case GPIO1_VBANK4:
|
||||
gpioval &= ~GPIO1_VBANK_MASK;
|
||||
gpioval |= GPIO1_VBANK4;
|
||||
case I2C_SET_BANK4:
|
||||
i2c_set_bus_num(I2C_PCA6408_BUS_NUM);
|
||||
tmp = 0x1;
|
||||
i2c_write(I2C_PCA6408_ADDR, 1, 1, &tmp, 1);
|
||||
tmp = 0xf8;
|
||||
i2c_write(I2C_PCA6408_ADDR, 3, 1, &tmp, 1);
|
||||
out_be32(&gur->rstcr, 0x2);
|
||||
break;
|
||||
case GPIO1_GET_VAL:
|
||||
return gpioval;
|
||||
default:
|
||||
break;
|
||||
}
|
||||
out_be32(&pgpio->gpdat, gpioval);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int gpio_cmd(cmd_tbl_t *cmdtp, int flag, int argc,
|
||||
static int switch_cmd(cmd_tbl_t *cmdtp, int flag, int argc,
|
||||
char * const argv[])
|
||||
{
|
||||
if (argc < 2)
|
||||
return CMD_RET_USAGE;
|
||||
if (!strcmp(argv[1], "vbank0"))
|
||||
t1023rdb_gpio_ctrl(GPIO1_VBANK0);
|
||||
else if (!strcmp(argv[1], "vbank4"))
|
||||
t1023rdb_gpio_ctrl(GPIO1_VBANK4);
|
||||
if (!strcmp(argv[1], "bank0"))
|
||||
t1023rdb_ctrl(I2C_SET_BANK0);
|
||||
else if (!strcmp(argv[1], "bank4") || !strcmp(argv[1], "altbank"))
|
||||
t1023rdb_ctrl(I2C_SET_BANK4);
|
||||
else if (!strcmp(argv[1], "sd"))
|
||||
t1023rdb_gpio_ctrl(GPIO1_SD_SEL);
|
||||
else if (!strcmp(argv[1], "EMMC"))
|
||||
t1023rdb_gpio_ctrl(GPIO1_EMMC_SEL);
|
||||
t1023rdb_ctrl(GPIO1_SD_SEL);
|
||||
else if (!strcmp(argv[1], "emmc"))
|
||||
t1023rdb_ctrl(GPIO1_EMMC_SEL);
|
||||
else
|
||||
return CMD_RET_USAGE;
|
||||
return 0;
|
||||
}
|
||||
|
||||
U_BOOT_CMD(
|
||||
gpio, 2, 0, gpio_cmd,
|
||||
"for vbank0/vbank4/SD/eMMC switch control in runtime",
|
||||
"command (e.g. gpio vbank4)"
|
||||
switch, 2, 0, switch_cmd,
|
||||
"for bank0/bank4/sd/emmc switch control in runtime",
|
||||
"command (e.g. switch bank4)"
|
||||
);
|
||||
#endif
|
||||
|
|
|
|||
|
|
@ -10,6 +10,7 @@
|
|||
void fdt_fixup_board_enet(void *blob);
|
||||
void pci_of_setup(void *blob, bd_t *bd);
|
||||
#ifdef CONFIG_T1023RDB
|
||||
static u32 t1023rdb_gpio_ctrl(u32 ctrl_type);
|
||||
static u32 t1023rdb_ctrl(u32 ctrl_type);
|
||||
static void fdt_enable_nor(void *blob);
|
||||
#endif
|
||||
#endif
|
||||
|
|
|
|||
|
|
@ -11,12 +11,6 @@
|
|||
#ifndef __T1024RDB_H
|
||||
#define __T1024RDB_H
|
||||
|
||||
#if defined(CONFIG_T1023RDB)
|
||||
#ifdef CONFIG_SPL
|
||||
#define CONFIG_SYS_NO_FLASH
|
||||
#endif
|
||||
#endif
|
||||
|
||||
/* High Level Configuration Options */
|
||||
#define CONFIG_SYS_GENERIC_BOARD
|
||||
#define CONFIG_DISPLAY_BOARDINFO
|
||||
|
|
@ -320,7 +314,7 @@ unsigned long get_board_ddr_clk(void);
|
|||
#if defined(CONFIG_T1024RDB)
|
||||
#define CONFIG_SYS_NOR_CSOR CSOR_NAND_TRHZ_80
|
||||
#elif defined(CONFIG_T1023RDB)
|
||||
#define CONFIG_SYS_NOR_CSOR (CSOR_NOR_ADM_SHIFT(4) | \
|
||||
#define CONFIG_SYS_NOR_CSOR (CSOR_NOR_ADM_SHIFT(0) | \
|
||||
CSOR_NAND_TRHZ_80 | CSOR_NOR_ADM_SHFT_MODE_EN)
|
||||
#endif
|
||||
#define CONFIG_SYS_NOR_FTIM0 (FTIM0_NOR_TACSE(0x4) | \
|
||||
|
|
@ -559,9 +553,8 @@ unsigned long get_board_ddr_clk(void);
|
|||
#define CONFIG_SYS_FSL_I2C_OFFSET 0x118000
|
||||
#define CONFIG_SYS_FSL_I2C2_OFFSET 0x118100
|
||||
|
||||
#define I2C_MUX_PCA_ADDR 0x77
|
||||
#define I2C_MUX_PCA_ADDR_PRI 0x77 /* Primary Mux*/
|
||||
|
||||
#define I2C_PCA6408_BUS_NUM 1
|
||||
#define I2C_PCA6408_ADDR 0x20
|
||||
|
||||
/* I2C bus multiplexer */
|
||||
#define I2C_MUX_CH_DEFAULT 0x8
|
||||
|
|
@ -759,8 +752,10 @@ unsigned long get_board_ddr_clk(void);
|
|||
|
||||
#define CONFIG_SYS_DPAA_FMAN
|
||||
|
||||
#ifdef CONFIG_T1024RDB
|
||||
#define CONFIG_QE
|
||||
#define CONFIG_U_QE
|
||||
#endif
|
||||
/* Default address of microcode for the Linux FMan driver */
|
||||
#if defined(CONFIG_SPIFLASH)
|
||||
/*
|
||||
|
|
|
|||
Loading…
Reference in a new issue