mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-10 23:24:38 +00:00
rockchip: rk3288: grf: Fix shift for RK3288_TXCLK_DLY_ENA_GMAC_ENABLE
RK3288_TXCLK_DLY_ENA_GMAC_ENABLE, in GRF_SOC_CON3, is supposed to be bit 0xe and not 0xf. Otherwise, it is RGMII RX clock delayline enable and introduces random delays and data lose. This commit fixes the issue by replacing RK3288_TXCLK_DLY_ENA_GMAC_ENABLE with the right shift. Signed-off-by: Romain Perier <romain.perier@collabora.com> Reviewed-by: Simon Glass <sjg@chromium.org>
This commit is contained in:
parent
cf35242a3e
commit
fefe9d06bd
1 changed files with 1 additions and 1 deletions
|
@ -813,7 +813,7 @@ enum {
|
|||
(1 << RK3288_TXCLK_DLY_ENA_GMAC_SHIFT),
|
||||
RK3288_TXCLK_DLY_ENA_GMAC_DISABLE = 0,
|
||||
RK3288_TXCLK_DLY_ENA_GMAC_ENABLE =
|
||||
(1 << RK3288_RXCLK_DLY_ENA_GMAC_SHIFT),
|
||||
(1 << RK3288_TXCLK_DLY_ENA_GMAC_SHIFT),
|
||||
|
||||
RK3288_CLK_RX_DL_CFG_GMAC_SHIFT = 0x7,
|
||||
RK3288_CLK_RX_DL_CFG_GMAC_MASK =
|
||||
|
|
Loading…
Reference in a new issue