Mirrors/u-boot
2
0
Fork 0
mirror of https://github.com/AsahiLinux/u-boot synced 2025-02-18 15:08:59 +00:00
Code Issues Projects Releases Packages Wiki Activity

EXYNOS5: Add pinmux support for SPI

Browse source 
This patch adds pinmux support for SPI channels

Signed-off-by: Rajeshwari Shinde <rajeshwari.s@samsung.com>
Signed-off-by: Hatim Ali <hatim.rv@samsung.com>
Acked-by: Simon Glass <sjg@chromium.org>
Signed-off-by: Minkyu Kang <mk7.kang@samsung.com>
This commit is contained in:
Rajeshwari Shinde 2012-10-28 19:32:54 +00:00 • committed by Minkyu Kang
parent 363647143c
commit fbb5743308
2 changed files with 56 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

51
arch/arm/cpu/armv7/exynos/pinmux.c
View file

@ -112,6 +112,7 @@ static int exynos5_mmc_config(int peripheral, int flags)
s5p_gpio_set_pull(bank, i, GPIO_PULL_UP); s5p_gpio_set_pull(bank, i, GPIO_PULL_UP);
s5p_gpio_set_drv(bank, i, GPIO_DRV_4X); s5p_gpio_set_drv(bank, i, GPIO_DRV_4X);
} }
return 0; return 0;
} }
@ -240,6 +241,49 @@ static void exynos5_i2s_config(int peripheral)
s5p_gpio_cfg_pin(&gpio1->b0, i, GPIO_FUNC(0x02)); s5p_gpio_cfg_pin(&gpio1->b0, i, GPIO_FUNC(0x02));
} }
void exynos5_spi_config(int peripheral)
{
int cfg = 0, pin = 0, i;
struct s5p_gpio_bank *bank = NULL;
struct exynos5_gpio_part1 *gpio1 =
(struct exynos5_gpio_part1 *) samsung_get_base_gpio_part1();
struct exynos5_gpio_part2 *gpio2 =
(struct exynos5_gpio_part2 *) samsung_get_base_gpio_part2();
switch (peripheral) {
case PERIPH_ID_SPI0:
bank = &gpio1->a2;
cfg = GPIO_FUNC(0x2);
pin = 0;
break;
case PERIPH_ID_SPI1:
bank = &gpio1->a2;
cfg = GPIO_FUNC(0x2);
pin = 4;
break;
case PERIPH_ID_SPI2:
bank = &gpio1->b1;
cfg = GPIO_FUNC(0x5);
pin = 1;
break;
case PERIPH_ID_SPI3:
bank = &gpio2->f1;
cfg = GPIO_FUNC(0x2);
pin = 0;
break;
case PERIPH_ID_SPI4:
for (i = 0; i < 2; i++) {
s5p_gpio_cfg_pin(&gpio2->f0, i + 2, GPIO_FUNC(0x4));
s5p_gpio_cfg_pin(&gpio2->e0, i + 4, GPIO_FUNC(0x4));
}
break;
}
if (peripheral != PERIPH_ID_SPI4) {
for (i = pin; i < pin + 4; i++)
s5p_gpio_cfg_pin(bank, i, cfg);
}
}
static int exynos5_pinmux_config(int peripheral, int flags) static int exynos5_pinmux_config(int peripheral, int flags)
{ {
switch (peripheral) { switch (peripheral) {
@ -270,6 +314,13 @@ static int exynos5_pinmux_config(int peripheral, int flags)
case PERIPH_ID_I2S1: case PERIPH_ID_I2S1:
exynos5_i2s_config(peripheral); exynos5_i2s_config(peripheral);
break; break;
case PERIPH_ID_SPI0:
case PERIPH_ID_SPI1:
case PERIPH_ID_SPI2:
case PERIPH_ID_SPI3:
case PERIPH_ID_SPI4:
exynos5_spi_config(peripheral);
break;
default: default:
debug("%s: invalid peripheral %d", __func__, peripheral); debug("%s: invalid peripheral %d", __func__, peripheral);
return -1; return -1;

5
arch/arm/include/asm/arch-exynos/periph.h
View file

@ -45,6 +45,11 @@ enum periph_id {
PERIPH_ID_SDMMC3, PERIPH_ID_SDMMC3,
PERIPH_ID_SDMMC4, PERIPH_ID_SDMMC4,
PERIPH_ID_SROMC, PERIPH_ID_SROMC,
PERIPH_ID_SPI0,
PERIPH_ID_SPI1,
PERIPH_ID_SPI2,
PERIPH_ID_SPI3,
PERIPH_ID_SPI4,
PERIPH_ID_UART0, PERIPH_ID_UART0,
PERIPH_ID_UART1, PERIPH_ID_UART1,
PERIPH_ID_UART2, PERIPH_ID_UART2,