mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-10 15:14:43 +00:00
armv8: ls2080a: Reorganise NAND_BOOT code in config flag
Add CONFIG_NAND_BOOT config flag to organise NAND_BOOT specific code in config flag like -nand-boot specfic errata errata_rcw_src() -CONFIG_SYS_NAND_U_BOOT_DST,etc Signed-off-by: Santan Kumar <santan.kumar@nxp.com> Signed-off-by: Priyanka Jain <priyanka.jain@nxp.com> Signed-off-by: Abhimanyu Saini <abhimanyu.saini@nxp.com> Reviewed-by: York Sun <york.sun@nxp.com>
This commit is contained in:
parent
5aa03ddd7f
commit
faed6bde11
5 changed files with 8 additions and 2 deletions
|
@ -134,7 +134,7 @@ void erratum_a009635(void)
|
|||
|
||||
static void erratum_rcw_src(void)
|
||||
{
|
||||
#if defined(CONFIG_SPL)
|
||||
#if defined(CONFIG_SPL) && defined(CONFIG_NAND_BOOT)
|
||||
u32 __iomem *dcfg_ccsr = (u32 __iomem *)DCFG_BASE;
|
||||
u32 __iomem *dcfg_dcsr = (u32 __iomem *)DCFG_DCSR_BASE;
|
||||
u32 val;
|
||||
|
|
|
@ -10,6 +10,7 @@ CONFIG_FIT=y
|
|||
CONFIG_FIT_VERBOSE=y
|
||||
CONFIG_OF_BOARD_SETUP=y
|
||||
CONFIG_OF_STDOUT_VIA_ALIAS=y
|
||||
CONFIG_NAND_BOOT=y
|
||||
CONFIG_SYS_EXTRA_OPTIONS="NAND"
|
||||
CONFIG_BOOTDELAY=10
|
||||
CONFIG_SPL=y
|
||||
|
|
|
@ -10,6 +10,7 @@ CONFIG_FIT=y
|
|||
CONFIG_FIT_VERBOSE=y
|
||||
CONFIG_OF_BOARD_SETUP=y
|
||||
CONFIG_OF_STDOUT_VIA_ALIAS=y
|
||||
CONFIG_NAND_BOOT=y
|
||||
CONFIG_SYS_EXTRA_OPTIONS="NAND"
|
||||
CONFIG_BOOTDELAY=10
|
||||
CONFIG_SPL=y
|
||||
|
|
|
@ -233,8 +233,10 @@ unsigned long long get_qixis_addr(void);
|
|||
#define CONFIG_SPL_TARGET "u-boot-with-spl.bin"
|
||||
#define CONFIG_SPL_TEXT_BASE 0x1800a000
|
||||
|
||||
#ifdef CONFIG_NAND_BOOT
|
||||
#define CONFIG_SYS_NAND_U_BOOT_DST 0x80400000
|
||||
#define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_NAND_U_BOOT_DST
|
||||
#endif
|
||||
#define CONFIG_SYS_SPL_MALLOC_SIZE 0x00100000
|
||||
#define CONFIG_SYS_SPL_MALLOC_START 0x80200000
|
||||
#define CONFIG_SYS_MONITOR_LEN (640 * 1024)
|
||||
|
|
|
@ -198,7 +198,8 @@ unsigned long get_board_ddr_clk(void);
|
|||
FTIM2_GPCM_TWP(0x3E))
|
||||
#define CONFIG_SYS_CS3_FTIM3 0x0
|
||||
|
||||
#if defined(CONFIG_SPL) && defined(CONFIG_NAND)
|
||||
#if defined(CONFIG_SPL)
|
||||
#if defined(CONFIG_NAND_BOOT)
|
||||
#define CONFIG_SYS_CSPR1_EXT CONFIG_SYS_NOR0_CSPR_EXT
|
||||
#define CONFIG_SYS_CSPR1 CONFIG_SYS_NOR0_CSPR_EARLY
|
||||
#define CONFIG_SYS_CSPR1_FINAL CONFIG_SYS_NOR0_CSPR
|
||||
|
@ -234,6 +235,7 @@ unsigned long get_board_ddr_clk(void);
|
|||
#define CONFIG_SPL_PAD_TO 0x20000
|
||||
#define CONFIG_SYS_NAND_U_BOOT_OFFS (256 * 1024)
|
||||
#define CONFIG_SYS_NAND_U_BOOT_SIZE (640 * 1024)
|
||||
#endif
|
||||
#else
|
||||
#define CONFIG_SYS_CSPR0_EXT CONFIG_SYS_NOR0_CSPR_EXT
|
||||
#define CONFIG_SYS_CSPR0 CONFIG_SYS_NOR0_CSPR_EARLY
|
||||
|
|
Loading…
Reference in a new issue