mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-30 08:31:03 +00:00
arm64: zynqmp: zcu102: Modifying GTR lane-0 to PCIe
- Enabling GTR lane-0 to PCIe - Enabling PCIe node in device tree Signed-off-by: Bharat Kumar Gogada <bharatku@xilinx.com> Signed-off-by: Michal Simek <michal.simek@xilinx.com>
This commit is contained in:
parent
d801ce553e
commit
f811eca9db
1 changed files with 2 additions and 2 deletions
|
@ -168,7 +168,7 @@
|
|||
gtr_sel0 {
|
||||
gpio-hog;
|
||||
gpios = <0 0>;
|
||||
output-high; /* PCIE = 0, DP = 1 */
|
||||
output-low; /* PCIE = 0, DP = 1 */
|
||||
line-name = "sel0";
|
||||
};
|
||||
gtr_sel1 {
|
||||
|
@ -551,7 +551,7 @@ drivers/hwmon/pmbus/Makefile:11:obj-$(CONFIG_SENSORS_MAX20751) += max20751.o
|
|||
};
|
||||
|
||||
&pcie {
|
||||
/* status = "okay"; */
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&qspi {
|
||||
|
|
Loading…
Reference in a new issue