mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-10 15:14:43 +00:00
cache: l2x0: Fix write to incorrect shared-override bit
The existing code write bit-0 for shared attribute override enable bit. It should be bit-22 based on cache controller specification [1]. [1] http://infocenter.arm.com/help/topic/com.arm.doc.ddi0246f/DDI0246F_l2c310_r3p2_trm.pdf Signed-off-by: Ley Foon Tan <ley.foon.tan@intel.com>
This commit is contained in:
parent
a3d7cb1939
commit
f62782fb29
1 changed files with 2 additions and 2 deletions
4
drivers/cache/cache-l2x0.c
vendored
4
drivers/cache/cache-l2x0.c
vendored
|
@ -33,8 +33,8 @@ static void l2c310_of_parse_and_init(struct udevice *dev)
|
|||
saved_reg &= ~L310_AUX_CTRL_INST_PREFETCH_MASK;
|
||||
}
|
||||
|
||||
saved_reg |= dev_read_bool(dev, "arm,shared-override");
|
||||
writel(saved_reg, ®s->pl310_aux_ctrl);
|
||||
if (dev_read_bool(dev, "arm,shared-override"))
|
||||
saved_reg |= L310_SHARED_ATT_OVERRIDE_ENABLE;
|
||||
|
||||
saved_reg = readl(®s->pl310_tag_latency_ctrl);
|
||||
if (!dev_read_u32_array(dev, "arm,tag-latency", tag, 3))
|
||||
|
|
Loading…
Reference in a new issue