mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-28 15:41:40 +00:00
arm: dts: introduce dtsi for i.MX8QXP
Introduce dtsi for i.MX8QXP, since there is other variants i.MX8DX(P), so add them there, because i.MX8QXP includes the dtsi of them. Signed-off-by: Peng Fan <peng.fan@nxp.com> Reviewed-by: Anatolij Gustschin <agust@denx.de>
This commit is contained in:
Peng Fan
Stefano Babic
parent
3cb1450380
commit
f180f4a482
4 changed files with 627 additions and 0 deletions
66
arch/arm/dts/fsl-imx8-ca35.dtsi
Normal file
66
arch/arm/dts/fsl-imx8-ca35.dtsi
Normal file
|
|
@ -0,0 +1,66 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+
|
||||
/*
|
||||
* Copyright 2018 NXP
|
||||
*/
|
||||
|
||||
#include <dt-bindings/clock/imx8qxp-clock.h>
|
||||
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
||||
|
||||
/{
|
||||
cpus {
|
||||
#address-cells = <2>;
|
||||
#size-cells = <0>;
|
||||
|
||||
/* We have 1 clusters having 4 Cortex-A35 cores */
|
||||
A35_0: cpu@0 {
|
||||
device_type = "cpu";
|
||||
compatible = "arm,cortex-a35";
|
||||
reg = <0x0 0x0>;
|
||||
enable-method = "psci";
|
||||
next-level-cache = <&A35_L2>;
|
||||
};
|
||||
|
||||
A35_1: cpu@1 {
|
||||
device_type = "cpu";
|
||||
compatible = "arm,cortex-a35";
|
||||
reg = <0x0 0x1>;
|
||||
enable-method = "psci";
|
||||
next-level-cache = <&A35_L2>;
|
||||
};
|
||||
|
||||
A35_2: cpu@2 {
|
||||
device_type = "cpu";
|
||||
compatible = "arm,cortex-a35";
|
||||
reg = <0x0 0x2>;
|
||||
enable-method = "psci";
|
||||
next-level-cache = <&A35_L2>;
|
||||
};
|
||||
|
||||
A35_3: cpu@3 {
|
||||
device_type = "cpu";
|
||||
compatible = "arm,cortex-a35";
|
||||
reg = <0x0 0x3>;
|
||||
enable-method = "psci";
|
||||
next-level-cache = <&A35_L2>;
|
||||
};
|
||||
|
||||
A35_L2: l2-cache0 {
|
||||
compatible = "cache";
|
||||
};
|
||||
};
|
||||
|
||||
pmu {
|
||||
compatible = "arm,armv8-pmuv3";
|
||||
interrupts = <GIC_PPI 7
|
||||
(GIC_CPU_MASK_SIMPLE(6) | IRQ_TYPE_LEVEL_HIGH)>;
|
||||
interrupt-affinity = <&A35_0>, <&A35_1>, <&A35_2>, <&A35_3>;
|
||||
};
|
||||
|
||||
psci {
|
||||
compatible = "arm,psci-1.0";
|
||||
method = "smc";
|
||||
cpu_suspend = <0xc4000001>;
|
||||
cpu_off = <0xc4000002>;
|
||||
cpu_on = <0xc4000003>;
|
||||
};
|
||||
};
|
||||
499
arch/arm/dts/fsl-imx8dx.dtsi
Normal file
499
arch/arm/dts/fsl-imx8dx.dtsi
Normal file
|
|
@ -0,0 +1,499 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+
|
||||
/*
|
||||
* Copyright 2018 NXP
|
||||
*/
|
||||
|
||||
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
||||
#include "fsl-imx8-ca35.dtsi"
|
||||
#include <dt-bindings/soc/imx_rsrc.h>
|
||||
#include <dt-bindings/soc/imx8_pd.h>
|
||||
#include <dt-bindings/clock/imx8qxp-clock.h>
|
||||
#include <dt-bindings/input/input.h>
|
||||
#include <dt-bindings/pinctrl/pads-imx8qxp.h>
|
||||
#include <dt-bindings/gpio/gpio.h>
|
||||
|
||||
/ {
|
||||
model = "Freescale i.MX8DX";
|
||||
compatible = "fsl,imx8dx", "fsl,imx8qxp";
|
||||
interrupt-parent = <&gic>;
|
||||
#address-cells = <2>;
|
||||
#size-cells = <2>;
|
||||
|
||||
aliases {
|
||||
ethernet0 = &fec1;
|
||||
ethernet1 = &fec2;
|
||||
serial0 = &lpuart0;
|
||||
mmc0 = &usdhc1;
|
||||
mmc1 = &usdhc2;
|
||||
mmc2 = &usdhc3;
|
||||
i2c0 = &i2c0;
|
||||
i2c1 = &i2c1;
|
||||
i2c2 = &i2c2;
|
||||
i2c3 = &i2c3;
|
||||
};
|
||||
|
||||
memory@80000000 {
|
||||
device_type = "memory";
|
||||
reg = <0x00000000 0x80000000 0 0x40000000>;
|
||||
/* DRAM space - 1, size : 1 GB DRAM */
|
||||
};
|
||||
|
||||
reserved-memory {
|
||||
#address-cells = <2>;
|
||||
#size-cells = <2>;
|
||||
ranges;
|
||||
|
||||
/*
|
||||
* reserved-memory layout
|
||||
* 0x8800_0000 ~ 0x8FFF_FFFF is reserved for M4
|
||||
* Shouldn't be used at A core and Linux side.
|
||||
*
|
||||
*/
|
||||
decoder_boot: decoder_boot@0x84000000 {
|
||||
no-map;
|
||||
reg = <0 0x84000000 0 0x2000000>;
|
||||
};
|
||||
encoder_boot: encoder_boot@0x86000000 {
|
||||
no-map;
|
||||
reg = <0 0x86000000 0 0x2000000>;
|
||||
};
|
||||
rpmsg_reserved: rpmsg@0x90000000 {
|
||||
no-map;
|
||||
reg = <0 0x90000000 0 0x400000>;
|
||||
};
|
||||
decoder_rpc: decoder_rpc@0x90400000 {
|
||||
no-map;
|
||||
reg = <0 0x90400000 0 0x1000000>;
|
||||
};
|
||||
encoder_rpc: encoder_rpc@0x91400000 {
|
||||
no-map;
|
||||
reg = <0 0x91400000 0 0x1000000>;
|
||||
};
|
||||
dsp_reserved: dsp@0x92400000 {
|
||||
no-map;
|
||||
reg = <0 0x92400000 0 0x2000000>;
|
||||
};
|
||||
decoder_str: str@0x94400000 {
|
||||
no-map;
|
||||
reg = <0 0x94400000 0 0x1800000>;
|
||||
};
|
||||
/* global autoconfigured region for contiguous allocations */
|
||||
linux,cma {
|
||||
compatible = "shared-dma-pool";
|
||||
reusable;
|
||||
size = <0 0x28000000>;
|
||||
alloc-ranges = <0 0x96000000 0 0x28000000>;
|
||||
linux,cma-default;
|
||||
};
|
||||
};
|
||||
|
||||
gic: interrupt-controller@51a00000 {
|
||||
compatible = "arm,gic-v3";
|
||||
reg = <0x0 0x51a00000 0 0x10000>, /* GIC Dist */
|
||||
<0x0 0x51b00000 0 0xC0000>; /* GICR (RD_base + SGI_base) */
|
||||
#interrupt-cells = <3>;
|
||||
interrupt-controller;
|
||||
interrupts = <GIC_PPI 9
|
||||
(GIC_CPU_MASK_SIMPLE(6) | IRQ_TYPE_LEVEL_HIGH)>;
|
||||
interrupt-parent = <&gic>;
|
||||
};
|
||||
|
||||
mu: mu@5d1c0000 {
|
||||
compatible = "fsl,imx8-mu";
|
||||
reg = <0x0 0x5d1c0000 0x0 0x10000>;
|
||||
interrupts = <GIC_SPI 177 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-parent = <&gic>;
|
||||
status = "okay";
|
||||
|
||||
clk: clk {
|
||||
compatible = "fsl,imx8qxp-clk";
|
||||
#clock-cells = <1>;
|
||||
};
|
||||
|
||||
iomuxc: iomuxc {
|
||||
compatible = "fsl,imx8qxp-iomuxc";
|
||||
};
|
||||
};
|
||||
|
||||
imx8qx-pm {
|
||||
compatible = "simple-bus";
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
pd_lsio: PD_LSIO {
|
||||
compatible = "nxp,imx8-pd";
|
||||
reg = <SC_R_LAST>;
|
||||
#power-domain-cells = <0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
pd_lsio_gpio0: PD_LSIO_GPIO_0 {
|
||||
reg = <SC_R_GPIO_0>;
|
||||
#power-domain-cells = <0>;
|
||||
power-domains = <&pd_lsio>;
|
||||
};
|
||||
pd_lsio_gpio1: PD_LSIO_GPIO_1 {
|
||||
reg = <SC_R_GPIO_1>;
|
||||
#power-domain-cells = <0>;
|
||||
power-domains = <&pd_lsio>;
|
||||
};
|
||||
pd_lsio_gpio2: PD_LSIO_GPIO_2 {
|
||||
reg = <SC_R_GPIO_2>;
|
||||
#power-domain-cells = <0>;
|
||||
power-domains = <&pd_lsio>;
|
||||
};
|
||||
pd_lsio_gpio3: PD_LSIO_GPIO_3 {
|
||||
reg = <SC_R_GPIO_3>;
|
||||
#power-domain-cells = <0>;
|
||||
power-domains = <&pd_lsio>;
|
||||
};
|
||||
pd_lsio_gpio4: PD_LSIO_GPIO_4 {
|
||||
reg = <SC_R_GPIO_4>;
|
||||
#power-domain-cells = <0>;
|
||||
power-domains = <&pd_lsio>;
|
||||
};
|
||||
pd_lsio_gpio5: PD_LSIO_GPIO_5{
|
||||
reg = <SC_R_GPIO_5>;
|
||||
#power-domain-cells = <0>;
|
||||
power-domains = <&pd_lsio>;
|
||||
};
|
||||
pd_lsio_gpio6: PD_LSIO_GPIO_6 {
|
||||
reg = <SC_R_GPIO_6>;
|
||||
#power-domain-cells = <0>;
|
||||
power-domains = <&pd_lsio>;
|
||||
};
|
||||
pd_lsio_gpio7: PD_LSIO_GPIO_7 {
|
||||
reg = <SC_R_GPIO_7>;
|
||||
#power-domain-cells = <0>;
|
||||
power-domains = <&pd_lsio>;
|
||||
};
|
||||
};
|
||||
|
||||
pd_conn: PD_CONN {
|
||||
compatible = "nxp,imx8-pd";
|
||||
reg = <SC_R_LAST>;
|
||||
#power-domain-cells = <0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
pd_conn_sdch0: PD_CONN_SDHC_0 {
|
||||
reg = <SC_R_SDHC_0>;
|
||||
#power-domain-cells = <0>;
|
||||
power-domains = <&pd_conn>;
|
||||
};
|
||||
pd_conn_sdch1: PD_CONN_SDHC_1 {
|
||||
reg = <SC_R_SDHC_1>;
|
||||
#power-domain-cells = <0>;
|
||||
power-domains = <&pd_conn>;
|
||||
};
|
||||
pd_conn_sdch2: PD_CONN_SDHC_2 {
|
||||
reg = <SC_R_SDHC_2>;
|
||||
#power-domain-cells = <0>;
|
||||
power-domains = <&pd_conn>;
|
||||
};
|
||||
pd_conn_enet0: PD_CONN_ENET_0 {
|
||||
reg = <SC_R_ENET_0>;
|
||||
#power-domain-cells = <0>;
|
||||
power-domains = <&pd_conn>;
|
||||
};
|
||||
pd_conn_enet1: PD_CONN_ENET_1 {
|
||||
reg = <SC_R_ENET_1>;
|
||||
#power-domain-cells = <0>;
|
||||
power-domains = <&pd_conn>;
|
||||
};
|
||||
};
|
||||
|
||||
pd_dma: PD_DMA {
|
||||
compatible = "nxp,imx8-pd";
|
||||
reg = <SC_R_LAST>;
|
||||
#power-domain-cells = <0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
pd_dma_lpi2c0: PD_DMA_I2C_0 {
|
||||
reg = <SC_R_I2C_0>;
|
||||
#power-domain-cells = <0>;
|
||||
power-domains = <&pd_dma>;
|
||||
};
|
||||
pd_dma_lpi2c1: PD_DMA_I2C_1 {
|
||||
reg = <SC_R_I2C_1>;
|
||||
#power-domain-cells = <0>;
|
||||
power-domains = <&pd_dma>;
|
||||
};
|
||||
pd_dma_lpi2c2:PD_DMA_I2C_2 {
|
||||
reg = <SC_R_I2C_2>;
|
||||
#power-domain-cells = <0>;
|
||||
power-domains = <&pd_dma>;
|
||||
};
|
||||
pd_dma_lpi2c3: PD_DMA_I2C_3 {
|
||||
reg = <SC_R_I2C_3>;
|
||||
#power-domain-cells = <0>;
|
||||
power-domains = <&pd_dma>;
|
||||
};
|
||||
pd_dma_lpuart0: PD_DMA_UART0 {
|
||||
reg = <SC_R_UART_0>;
|
||||
#power-domain-cells = <0>;
|
||||
power-domains = <&pd_dma>;
|
||||
wakeup-irq = <225>;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
i2c0: i2c@5a800000 {
|
||||
compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c";
|
||||
reg = <0x0 0x5a800000 0x0 0x4000>;
|
||||
interrupts = <GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-parent = <&gic>;
|
||||
clocks = <&clk IMX8QXP_I2C0_CLK>;
|
||||
clock-names = "per";
|
||||
assigned-clocks = <&clk IMX8QXP_I2C0_CLK>;
|
||||
assigned-clock-rates = <24000000>;
|
||||
power-domains = <&pd_dma_lpi2c0>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
i2c1: i2c@5a810000 {
|
||||
compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c";
|
||||
reg = <0x0 0x5a810000 0x0 0x4000>;
|
||||
interrupts = <GIC_SPI 221 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-parent = <&gic>;
|
||||
clocks = <&clk IMX8QXP_I2C1_CLK>,
|
||||
<&clk IMX8QXP_I2C1_IPG_CLK>;
|
||||
clock-names = "per", "ipg";
|
||||
assigned-clocks = <&clk IMX8QXP_I2C1_CLK>;
|
||||
assigned-clock-rates = <24000000>;
|
||||
power-domains = <&pd_dma_lpi2c1>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
i2c2: i2c@5a820000 {
|
||||
compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c";
|
||||
reg = <0x0 0x5a820000 0x0 0x4000>;
|
||||
interrupts = <GIC_SPI 222 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-parent = <&gic>;
|
||||
clocks = <&clk IMX8QXP_I2C2_CLK>;
|
||||
clock-names = "per";
|
||||
assigned-clocks = <&clk IMX8QXP_I2C2_CLK>;
|
||||
assigned-clock-rates = <24000000>;
|
||||
power-domains = <&pd_dma_lpi2c2>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
i2c3: i2c@5a830000 {
|
||||
compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c";
|
||||
reg = <0x0 0x5a830000 0x0 0x4000>;
|
||||
interrupts = <GIC_SPI 223 IRQ_TYPE_LEVEL_HIGH>;
|
||||
interrupt-parent = <&gic>;
|
||||
clocks = <&clk IMX8QXP_I2C3_CLK>,
|
||||
<&clk IMX8QXP_I2C3_IPG_CLK>;
|
||||
clock-names = "per", "ipg";
|
||||
assigned-clocks = <&clk IMX8QXP_I2C3_CLK>;
|
||||
assigned-clock-rates = <24000000>;
|
||||
power-domains = <&pd_dma_lpi2c3>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
gpio0: gpio@5d080000 {
|
||||
compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
|
||||
reg = <0x0 0x5d080000 0x0 0x10000>;
|
||||
interrupts = <GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>;
|
||||
gpio-controller;
|
||||
#gpio-cells = <2>;
|
||||
power-domains = <&pd_lsio_gpio0>;
|
||||
interrupt-controller;
|
||||
#interrupt-cells = <2>;
|
||||
};
|
||||
|
||||
gpio1: gpio@5d090000 {
|
||||
compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
|
||||
reg = <0x0 0x5d090000 0x0 0x10000>;
|
||||
interrupts = <GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH>;
|
||||
gpio-controller;
|
||||
#gpio-cells = <2>;
|
||||
power-domains = <&pd_lsio_gpio1>;
|
||||
interrupt-controller;
|
||||
#interrupt-cells = <2>;
|
||||
};
|
||||
|
||||
gpio2: gpio@5d0a0000 {
|
||||
compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
|
||||
reg = <0x0 0x5d0a0000 0x0 0x10000>;
|
||||
interrupts = <GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>;
|
||||
gpio-controller;
|
||||
#gpio-cells = <2>;
|
||||
power-domains = <&pd_lsio_gpio2>;
|
||||
interrupt-controller;
|
||||
#interrupt-cells = <2>;
|
||||
};
|
||||
|
||||
gpio3: gpio@5d0b0000 {
|
||||
compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
|
||||
reg = <0x0 0x5d0b0000 0x0 0x10000>;
|
||||
interrupts = <GIC_SPI 139 IRQ_TYPE_LEVEL_HIGH>;
|
||||
gpio-controller;
|
||||
#gpio-cells = <2>;
|
||||
power-domains = <&pd_lsio_gpio3>;
|
||||
interrupt-controller;
|
||||
#interrupt-cells = <2>;
|
||||
};
|
||||
|
||||
gpio4: gpio@5d0c0000 {
|
||||
compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
|
||||
reg = <0x0 0x5d0c0000 0x0 0x10000>;
|
||||
interrupts = <GIC_SPI 140 IRQ_TYPE_LEVEL_HIGH>;
|
||||
gpio-controller;
|
||||
#gpio-cells = <2>;
|
||||
power-domains = <&pd_lsio_gpio4>;
|
||||
interrupt-controller;
|
||||
#interrupt-cells = <2>;
|
||||
};
|
||||
|
||||
gpio5: gpio@5d0d0000 {
|
||||
compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
|
||||
reg = <0x0 0x5d0d0000 0x0 0x10000>;
|
||||
interrupts = <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>;
|
||||
gpio-controller;
|
||||
#gpio-cells = <2>;
|
||||
power-domains = <&pd_lsio_gpio5>;
|
||||
interrupt-controller;
|
||||
#interrupt-cells = <2>;
|
||||
};
|
||||
|
||||
gpio6: gpio@5d0e0000 {
|
||||
compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
|
||||
reg = <0x0 0x5d0e0000 0x0 0x10000>;
|
||||
interrupts = <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>;
|
||||
gpio-controller;
|
||||
#gpio-cells = <2>;
|
||||
power-domains = <&pd_lsio_gpio6>;
|
||||
interrupt-controller;
|
||||
#interrupt-cells = <2>;
|
||||
};
|
||||
|
||||
gpio7: gpio@5d0f0000 {
|
||||
compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
|
||||
reg = <0x0 0x5d0f0000 0x0 0x10000>;
|
||||
interrupts = <GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH>;
|
||||
gpio-controller;
|
||||
#gpio-cells = <2>;
|
||||
power-domains = <&pd_lsio_gpio7>;
|
||||
interrupt-controller;
|
||||
#interrupt-cells = <2>;
|
||||
};
|
||||
|
||||
lpuart0: serial@5a060000 {
|
||||
compatible = "fsl,imx8qm-lpuart";
|
||||
reg = <0x0 0x5a060000 0x0 0x1000>;
|
||||
interrupts = <GIC_SPI 225 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&clk IMX8QXP_UART0_CLK>,
|
||||
<&clk IMX8QXP_UART0_IPG_CLK>;
|
||||
clock-names = "per", "ipg";
|
||||
assigned-clocks = <&clk IMX8QXP_UART0_CLK>;
|
||||
assigned-clock-rates = <80000000>;
|
||||
power-domains = <&pd_dma_lpuart0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
usdhc1: usdhc@5b010000 {
|
||||
compatible = "fsl,imx8qm-usdhc", "fsl,imx6sl-usdhc";
|
||||
interrupt-parent = <&gic>;
|
||||
interrupts = <GIC_SPI 232 IRQ_TYPE_LEVEL_HIGH>;
|
||||
reg = <0x0 0x5b010000 0x0 0x10000>;
|
||||
clocks = <&clk IMX8QXP_SDHC0_IPG_CLK>,
|
||||
<&clk IMX8QXP_SDHC0_CLK>,
|
||||
<&clk IMX8QXP_CLK_DUMMY>;
|
||||
clock-names = "ipg", "per", "ahb";
|
||||
assigned-clocks = <&clk IMX8QXP_SDHC0_SEL>, <&clk IMX8QXP_SDHC0_DIV>;
|
||||
assigned-clock-parents = <&clk IMX8QXP_CONN_PLL0_CLK>;
|
||||
assigned-clock-rates = <0>, <400000000>;
|
||||
power-domains = <&pd_conn_sdch0>;
|
||||
fsl,tuning-start-tap = <20>;
|
||||
fsl,tuning-step= <2>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
usdhc2: usdhc@5b020000 {
|
||||
compatible = "fsl,imx8qm-usdhc", "fsl,imx6sl-usdhc";
|
||||
interrupt-parent = <&gic>;
|
||||
interrupts = <GIC_SPI 233 IRQ_TYPE_LEVEL_HIGH>;
|
||||
reg = <0x0 0x5b020000 0x0 0x10000>;
|
||||
clocks = <&clk IMX8QXP_SDHC1_IPG_CLK>,
|
||||
<&clk IMX8QXP_SDHC1_CLK>,
|
||||
<&clk IMX8QXP_CLK_DUMMY>;
|
||||
clock-names = "ipg", "per", "ahb";
|
||||
assigned-clocks = <&clk IMX8QXP_SDHC1_SEL>, <&clk IMX8QXP_SDHC1_DIV>;
|
||||
assigned-clock-parents = <&clk IMX8QXP_CONN_PLL0_CLK>;
|
||||
assigned-clock-rates = <0>, <200000000>;
|
||||
power-domains = <&pd_conn_sdch1>;
|
||||
fsl,tuning-start-tap = <20>;
|
||||
fsl,tuning-step= <2>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
usdhc3: usdhc@5b030000 {
|
||||
compatible = "fsl,imx8qm-usdhc", "fsl,imx6sl-usdhc";
|
||||
interrupt-parent = <&gic>;
|
||||
interrupts = <GIC_SPI 234 IRQ_TYPE_LEVEL_HIGH>;
|
||||
reg = <0x0 0x5b030000 0x0 0x10000>;
|
||||
clocks = <&clk IMX8QXP_SDHC2_IPG_CLK>,
|
||||
<&clk IMX8QXP_SDHC2_CLK>,
|
||||
<&clk IMX8QXP_CLK_DUMMY>;
|
||||
clock-names = "ipg", "per", "ahb";
|
||||
assigned-clocks = <&clk IMX8QXP_SDHC2_SEL>, <&clk IMX8QXP_SDHC2_DIV>;
|
||||
assigned-clock-parents = <&clk IMX8QXP_CONN_PLL0_CLK>;
|
||||
assigned-clock-rates = <0>, <200000000>;
|
||||
power-domains = <&pd_conn_sdch2>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
fec1: ethernet@5b040000 {
|
||||
compatible = "fsl,imx7d-fec", "fsl,imx8qm-fec";
|
||||
reg = <0x0 0x5b040000 0x0 0x10000>;
|
||||
interrupts = <GIC_SPI 258 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<GIC_SPI 257 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<GIC_SPI 259 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&clk IMX8QXP_ENET0_IPG_CLK>, <&clk IMX8QXP_ENET0_AHB_CLK>,
|
||||
<&clk IMX8QXP_ENET0_RGMII_TX_CLK>, <&clk IMX8QXP_ENET0_PTP_CLK>;
|
||||
clock-names = "ipg", "ahb", "enet_clk_ref", "ptp";
|
||||
assigned-clocks = <&clk IMX8QXP_ENET0_REF_DIV>, <&clk IMX8QXP_ENET0_PTP_CLK>;
|
||||
assigned-clock-rates = <125000000>, <125000000>;
|
||||
fsl,num-tx-queues=<3>;
|
||||
fsl,num-rx-queues=<3>;
|
||||
power-domains = <&pd_conn_enet0>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
fec2: ethernet@5b050000 {
|
||||
compatible = "fsl,imx7d-fec", "fsl,imx8qm-fec";
|
||||
reg = <0x0 0x5b050000 0x0 0x10000>;
|
||||
interrupts = <GIC_SPI 262 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<GIC_SPI 260 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<GIC_SPI 261 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<GIC_SPI 263 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&clk IMX8QXP_ENET1_IPG_CLK>, <&clk IMX8QXP_ENET1_AHB_CLK>,
|
||||
<&clk IMX8QXP_ENET1_RGMII_TX_CLK>, <&clk IMX8QXP_ENET1_PTP_CLK>;
|
||||
clock-names = "ipg", "ahb", "enet_clk_ref", "ptp";
|
||||
assigned-clocks = <&clk IMX8QXP_ENET1_REF_DIV>, <&clk IMX8QXP_ENET1_PTP_CLK>;
|
||||
assigned-clock-rates = <125000000>, <125000000>;
|
||||
fsl,num-tx-queues=<3>;
|
||||
fsl,num-rx-queues=<3>;
|
||||
power-domains = <&pd_conn_enet1>;
|
||||
status = "disabled";
|
||||
};
|
||||
};
|
||||
|
||||
&A35_0 {
|
||||
clocks = <&clk IMX8QXP_A35_DIV>;
|
||||
};
|
||||
|
||||
/delete-node/ &A35_2;
|
||||
/delete-node/ &A35_3;
|
||||
11
arch/arm/dts/fsl-imx8dxp.dtsi
Normal file
11
arch/arm/dts/fsl-imx8dxp.dtsi
Normal file
|
|
@ -0,0 +1,11 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+
|
||||
/*
|
||||
* Copyright 2018 NXP
|
||||
*/
|
||||
|
||||
#include "fsl-imx8dx.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Freescale i.MX8DXP";
|
||||
compatible = "fsl,imx8dxp", "fsl,imx8qxp";
|
||||
};
|
||||
51
arch/arm/dts/fsl-imx8qxp.dtsi
Normal file
51
arch/arm/dts/fsl-imx8qxp.dtsi
Normal file
|
|
@ -0,0 +1,51 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+
|
||||
/*
|
||||
* Copyright 2018 NXP
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or
|
||||
* modify it under the terms of the GNU General Public License
|
||||
* as published by the Free Software Foundation; either version 2
|
||||
* of the License, or (at your option) any later version.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#include "fsl-imx8dxp.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Freescale i.MX8QXP";
|
||||
compatible = "fsl,imx8qxp";
|
||||
|
||||
cpus {
|
||||
A35_2: cpu@2 {
|
||||
device_type = "cpu";
|
||||
compatible = "arm,cortex-a35";
|
||||
reg = <0x0 0x2>;
|
||||
enable-method = "psci";
|
||||
next-level-cache = <&A35_L2>;
|
||||
};
|
||||
|
||||
A35_3: cpu@3 {
|
||||
device_type = "cpu";
|
||||
compatible = "arm,cortex-a35";
|
||||
reg = <0x0 0x3>;
|
||||
enable-method = "psci";
|
||||
next-level-cache = <&A35_L2>;
|
||||
};
|
||||
};
|
||||
|
||||
pmu {
|
||||
interrupt-affinity = <&A35_0>, <&A35_1>, <&A35_2>, <&A35_3>;
|
||||
};
|
||||
};
|
||||
|
||||
&A35_2 {
|
||||
device_type = "cpu";
|
||||
};
|
||||
|
||||
&A35_3 {
|
||||
device_type = "cpu";
|
||||
};
|
||||
Loading…
Reference in a new issue