mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-24 21:54:01 +00:00
sh: Remove SCIF/SCI register infomation
The register information of SCIF/SCI was compiled by drivers/serial/serial_sh.h. Therefore, these are not necessary. Signed-off-by: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
This commit is contained in:
parent
c4176c43a1
commit
efc0ba4395
3 changed files with 1 additions and 74 deletions
|
@ -325,44 +325,6 @@
|
|||
#define SPICR1 0xA4420030
|
||||
|
||||
/* SCIF */
|
||||
/*
|
||||
#define SCSMR 0xFFE00000
|
||||
#define SCBRR 0xFFE00004
|
||||
#define SCSCR 0xFFE00008
|
||||
#define SCFTDR 0xFFE0000C
|
||||
#define SCFSR 0xFFE00010
|
||||
#define SCFRDR 0xFFE00014
|
||||
#define SCFCR 0xFFE00018
|
||||
#define SCFDR 0xFFE0001C
|
||||
#define SCLSR 0xFFE00024
|
||||
#define SCSMR1 0xFFE10000
|
||||
#define SCBRR1 0xFFE10004
|
||||
#define SCSCR1 0xFFE10008
|
||||
#define SCFTDR1 0xFFE1000C
|
||||
#define SCFSR1 0xFFE10010
|
||||
#define SCFRDR1 0xFFE10014
|
||||
#define SCFCR1 0xFFE10018
|
||||
#define SCFDR1 0xFFE1001C
|
||||
#define SCLSR1 0xFFE10024
|
||||
#define SCSMR2 0xFFE20000
|
||||
#define SCBRR2 0xFFE20004
|
||||
#define SCSCR2 0xFFE20008
|
||||
#define SCFTDR2 0xFFE2000C
|
||||
#define SCFSR2 0xFFE20010
|
||||
#define SCFRDR2 0xFFE20014
|
||||
#define SCFCR2 0xFFE20018
|
||||
#define SCFDR2 0xFFE2001C
|
||||
#define SCLSR2 0xFFE20024
|
||||
#define SCSMR3 0xFFE30000
|
||||
#define SCBRR3 0xFFE30004
|
||||
#define SCSCR3 0xFFE30008
|
||||
#define SCFTDR3 0xFFE3000C
|
||||
#define SCFSR3 0xFFE30010
|
||||
#define SCFRDR3 0xFFE30014
|
||||
#define SCFCR3 0xFFE30018
|
||||
#define SCFDR3 0xFFE3001C
|
||||
#define SCLSR3 0xFFE30024
|
||||
*/
|
||||
#define SCIF0_BASE 0xFFE00000
|
||||
|
||||
/* SIM */
|
||||
|
|
|
@ -166,26 +166,10 @@
|
|||
|
||||
/* SCI */
|
||||
#define SCSMR1 0xFFE00000
|
||||
#define SCBRR1 0xFFE00004
|
||||
#define SCSCR1 0xFFE00008
|
||||
#define SCTDR1 0xFFE0000C
|
||||
#define SCSSR1 0xFFE00010
|
||||
#define SCRDR1 0xFFE00014
|
||||
#define SCSCMR1 0xFFE00018
|
||||
#define SCSPTR1 0xFFE0001C
|
||||
#define SCF0_BASE SCSMR1
|
||||
|
||||
/* SCIF */
|
||||
#define SCSMR2 0xFFE80000
|
||||
#define SCBRR2 0xFFE80004
|
||||
#define SCSCR2 0xFFE80008
|
||||
#define SCFTDR2 0xFFE8000C
|
||||
#define SCFSR2 0xFFE80010
|
||||
#define SCFRDR2 0xFFE80014
|
||||
#define SCFCR2 0xFFE80018
|
||||
#define SCFDR2 0xFFE8001C
|
||||
#define SCSPTR2 0xFFE80020
|
||||
#define SCLSR2 0xFFE80024
|
||||
#define SCIF1_BASE SCSMR2
|
||||
|
||||
/* H-UDI */
|
||||
|
|
|
@ -333,27 +333,8 @@
|
|||
#define RYRAR 0xFFE80054
|
||||
|
||||
/* Serial Communication Interface with FIFO */
|
||||
#define SCIF0_BASE SCSMR0
|
||||
#define SCSMR0 0xFFE00000
|
||||
#define SCBRR0 0xFFE00004
|
||||
#define SCSCR0 0xFFE00008
|
||||
#define SCFSR0 0xFFE00010
|
||||
#define SCFCR0 0xFFE00018
|
||||
#define SCTFDR0 0xFFE0001C
|
||||
#define SCRFDR0 0xFFE00020
|
||||
#define SCSPTR0 0xFFE00024
|
||||
#define SCLSR0 0xFFE00028
|
||||
#define SCRER0 0xFFE0002C
|
||||
#define SCSMR1 0xFFE10000
|
||||
#define SCBRR1 0xFFE10004
|
||||
#define SCSCR1 0xFFE10008
|
||||
#define SCFSR1 0xFFE10010
|
||||
#define SCFCR1 0xFFE10018
|
||||
#define SCTFDR1 0xFFE1001C
|
||||
#define SCRFDR1 0xFFE10020
|
||||
#define SCSPTR1 0xFFE10024
|
||||
#define SCLSR1 0xFFE10028
|
||||
#define SCRER1 0xFFE1002C
|
||||
#define SCIF0_BASE SCSMR0
|
||||
|
||||
/* Serial I/O with FIFO */
|
||||
#define SIMDR 0xFFE20000
|
||||
|
|
Loading…
Reference in a new issue