mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-24 21:54:01 +00:00
mvebu: pinctrl: apply SDHCI PHY config for A7K
Current pin control driver applies SDHCI PHY MUX selection when board DT calls for eMMC function on MPP wires. However, for CP side eMMC, only the "armada-8k-cpm-pinctrl" compatibility string is taken into account, which causes CP-SDHCI on Armada-7K boards to fail. This patch adds "armada-7k-pinctrl" compatibility string handling for the CP-SDHCI PHY configuration case. Signed-off-by: Konstantin Porotchkin <kostap@marvell.com> Reviewed-by: Igal Liberman <igall@marvell.com> Reviewed-by: Stefan Roese <sr@denx.de>
This commit is contained in:
parent
e34d8afd72
commit
ef6fcab85f
1 changed files with 3 additions and 1 deletions
|
@ -52,7 +52,9 @@ void mvebu_pinctl_emmc_set_mux(struct udevice *dev, u32 pin, u32 func)
|
|||
EMMC_PHY_CTRL_SDPHY_EN);
|
||||
}
|
||||
} else if (!fdt_node_check_compatible(blob, node,
|
||||
"marvell,armada-8k-cpm-pinctrl")) {
|
||||
"marvell,armada-8k-cpm-pinctrl") ||
|
||||
!fdt_node_check_compatible(blob, node,
|
||||
"marvell,armada-7k-pinctrl")) {
|
||||
if ((pin == CP110_EMMC_CLK_PIN_ID) &&
|
||||
(func == CP110_EMMC_CLK_FUNC)) {
|
||||
clrbits_le32(priv->base_reg + CP_EMMC_PHY_CTRL_REG,
|
||||
|
|
Loading…
Reference in a new issue