mirror of
https://github.com/AsahiLinux/u-boot
synced 2025-02-18 06:58:54 +00:00
ppc4xx: Fix problem with DIMMs with 8 banks in 44x_spd_ddr2.c
This patch fixes a problem with DIMMs that have 8 banks. Now the MCIF0_MBxCF register will be setup correctly for this setup too. This was noticed with the 512MB DIMM on Canyonlands/Glacier. Signed-off-by: Stefan Roese <sr@denx.de>
This commit is contained in:
parent
7661729935
commit
ea9202a659
1 changed files with 5 additions and 2 deletions
|
@ -1,7 +1,10 @@
|
|||
/*
|
||||
* cpu/ppc4xx/44x_spd_ddr2.c
|
||||
* This SPD SDRAM detection code supports AMCC PPC44x cpu's with a
|
||||
* DDR2 controller (non Denali Core). Those are 440SP/SPe.
|
||||
* DDR2 controller (non Denali Core). Those currently are:
|
||||
*
|
||||
* 405: 405EX
|
||||
* 440/460: 440SP/440SPe/460EX/460GT
|
||||
*
|
||||
* (C) Copyright 2007-2008
|
||||
* Stefan Roese, DENX Software Engineering, sr@denx.de.
|
||||
|
@ -2078,7 +2081,7 @@ static void program_bxcf(unsigned long *dimm_populated,
|
|||
if (num_banks == 4)
|
||||
ind = 0;
|
||||
else
|
||||
ind = 5;
|
||||
ind = 5 << 8;
|
||||
switch (num_col_addr) {
|
||||
case 0x08:
|
||||
mode |= (SDRAM_BXCF_M_AM_0 + ind);
|
||||
|
|
Loading…
Add table
Reference in a new issue