mirror of
https://github.com/AsahiLinux/u-boot
synced 2025-02-16 14:08:45 +00:00
arm: mediatek: add missing arch timer configuration for MT7629
This patch sets CNTVOFF of ARM CP15 timer to zero to make sure the virtual counter is fully usable for linux kernel. Cc: Albert Aribaud <albert.u.boot@aribaud.net> Signed-off-by: Weijie Gao <weijie.gao@mediatek.com>
This commit is contained in:
parent
f752e5783b
commit
ea804eb340
1 changed files with 13 additions and 0 deletions
|
@ -4,6 +4,7 @@
|
|||
*/
|
||||
|
||||
#include <linux/linkage.h>
|
||||
#include <asm/proc-armv/ptrace.h>
|
||||
|
||||
#define WAIT_CODE_SRAM_BASE 0x0010ff00
|
||||
|
||||
|
@ -27,6 +28,18 @@ ENTRY(lowlevel_init)
|
|||
movt r0, #0x131
|
||||
mcr p15, 0, r0, c14, c0, 0
|
||||
|
||||
cps #MON_MODE
|
||||
mrc p15, 0, r1, c1, c1, 0 @ Get Secure Config
|
||||
orr r0, r1, #1
|
||||
mcr p15, 0, r0, c1, c1, 0 @ Set Non Secure bit
|
||||
isb
|
||||
mov r0, #0
|
||||
mcrr p15, 4, r0, r0, c14 @ CNTVOFF = 0
|
||||
isb
|
||||
mcr p15, 0, r1, c1, c1, 0 @ Set Secure bit
|
||||
isb
|
||||
cps #SVC_MODE
|
||||
|
||||
/* enable SMP bit */
|
||||
mrc p15, 0, r0, c1, c0, 1
|
||||
orr r0, r0, #0x40
|
||||
|
|
Loading…
Add table
Reference in a new issue