mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-29 08:01:08 +00:00
Merge branch 'master' of git://git.denx.de/u-boot-ppc4xx
This commit is contained in:
commit
e70ef33b6b
3 changed files with 26 additions and 5 deletions
|
@ -588,8 +588,9 @@ void pci_init_board(void)
|
||||||
int busno;
|
int busno;
|
||||||
|
|
||||||
busno = pci_440_init (&ppc440_hose);
|
busno = pci_440_init (&ppc440_hose);
|
||||||
#if defined(CONFIG_440SPE) || \
|
#if (defined(CONFIG_440SPE) || \
|
||||||
defined(CONFIG_460EX) || defined(CONFIG_460GT)
|
defined(CONFIG_460EX) || defined(CONFIG_460GT)) && \
|
||||||
|
!defined(CONFIG_PCI_DISABLE_PCIE)
|
||||||
pcie_setup_hoses(busno + 1);
|
pcie_setup_hoses(busno + 1);
|
||||||
#endif
|
#endif
|
||||||
}
|
}
|
||||||
|
|
|
@ -33,7 +33,7 @@
|
||||||
|
|
||||||
#if (defined(CONFIG_440SPE) || defined(CONFIG_405EX) || \
|
#if (defined(CONFIG_440SPE) || defined(CONFIG_405EX) || \
|
||||||
defined(CONFIG_460EX) || defined(CONFIG_460GT)) && \
|
defined(CONFIG_460EX) || defined(CONFIG_460GT)) && \
|
||||||
defined(CONFIG_PCI)
|
defined(CONFIG_PCI) && !defined(CONFIG_PCI_DISABLE_PCIE)
|
||||||
|
|
||||||
#include <asm/4xx_pcie.h>
|
#include <asm/4xx_pcie.h>
|
||||||
|
|
||||||
|
|
|
@ -113,6 +113,7 @@ void fdt_pcie_setup(void *blob)
|
||||||
void ft_cpu_setup(void *blob, bd_t *bd)
|
void ft_cpu_setup(void *blob, bd_t *bd)
|
||||||
{
|
{
|
||||||
sys_info_t sys_info;
|
sys_info_t sys_info;
|
||||||
|
int off, ndepth = 0;
|
||||||
|
|
||||||
get_sys_info(&sys_info);
|
get_sys_info(&sys_info);
|
||||||
|
|
||||||
|
@ -133,9 +134,28 @@ void ft_cpu_setup(void *blob, bd_t *bd)
|
||||||
fdt_fixup_memory(blob, (u64)bd->bi_memstart, (u64)bd->bi_memsize);
|
fdt_fixup_memory(blob, (u64)bd->bi_memstart, (u64)bd->bi_memsize);
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Setup all baudrates for the UARTs
|
* Fixup all UART clocks for CPU internal UARTs
|
||||||
|
* (only these UARTs are definitely clocked by gd->uart_clk)
|
||||||
|
*
|
||||||
|
* These UARTs are direct childs of /plb/opb. This code
|
||||||
|
* does not touch any UARTs that are connected to the ebc.
|
||||||
*/
|
*/
|
||||||
do_fixup_by_compat_u32(blob, "ns16550", "clock-frequency", gd->uart_clk, 1);
|
off = fdt_path_offset(blob, "/plb/opb");
|
||||||
|
while ((off = fdt_next_node(blob, off, &ndepth)) >= 0) {
|
||||||
|
/*
|
||||||
|
* process all sub nodes and stop when we are back
|
||||||
|
* at the starting depth
|
||||||
|
*/
|
||||||
|
if (ndepth <= 0)
|
||||||
|
break;
|
||||||
|
|
||||||
|
/* only update direct childs */
|
||||||
|
if ((ndepth == 1) &&
|
||||||
|
(fdt_node_check_compatible(blob, off, "ns16550") == 0))
|
||||||
|
fdt_setprop(blob, off,
|
||||||
|
"clock-frequency",
|
||||||
|
(void*)&(gd->uart_clk), 4);
|
||||||
|
}
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Fixup all ethernet nodes
|
* Fixup all ethernet nodes
|
||||||
|
|
Loading…
Reference in a new issue