Mirrors/u-boot
2
0
Fork 0
mirror of https://github.com/AsahiLinux/u-boot synced 2024-11-11 15:37:23 +00:00
Code Issues Projects Releases Packages Wiki Activity

i.MX7ULP: Set A7 core frequency to 500Mhz for B0 chip

Browse source 
The normal target frequency for ULP A7 core is 500Mhz, but now ROM
set the core frequency to 413Mhz. So change it to 500Mhz in u-boot.

Signed-off-by: Ye Li <ye.li@nxp.com>
Signed-off-by: Peng Fan <peng.fan@nxp.com>
This commit is contained in:
Ye Li 2019-07-22 01:25:08 +00:00 committed by Stefano Babic
parent e25dc290aa
commit df3572e930
3 changed files with 44 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

1
arch/arm/include/asm/arch-mx7ulp/scg.h
View file

@ -337,5 +337,6 @@ void scg_a7_nicclk_init(void);
void scg_a7_sys_clk_sel(enum scg_sys_src clk);
void scg_a7_info(void);
void scg_a7_soscdiv_init(void);
void scg_a7_init_core_clk(void);
#endif

2
arch/arm/mach-imx/mx7ulp/clock.c
View file

@ -300,6 +300,8 @@ void clock_init(void)
scg_a7_soscdiv_init();
scg_a7_init_core_clk();
/* APLL PFD1 = 270Mhz, PFD2=345.6Mhz, PFD3=800Mhz */
scg_enable_pll_pfd(SCG_APLL_PFD1_CLK, 35);
scg_enable_pll_pfd(SCG_APLL_PFD2_CLK, 28);

41
arch/arm/mach-imx/mx7ulp/scg.c
View file

@ -1091,3 +1091,44 @@ void scg_a7_info(void)
debug("SCG RCCR Value: 0x%x\n", readl(&scg1_regs->rccr));
debug("SCG Clock Status: 0x%x\n", readl(&scg1_regs->csr));
}
void scg_a7_init_core_clk(void)
{
u32 val = 0;
/*
* The normal target frequency for ULP B0 is 500Mhz,
* but ROM set it to 413Mhz, need to change SPLL PFD0 FRAC
*/
if (soc_rev() >= CHIP_REV_2_0) {
/* Switch RCCR SCG to SOSC, firstly check the SOSC is valid */
if ((readl(&scg1_regs->sosccsr) & SCG_SOSC_CSR_SOSCVLD_MASK)) {
val = readl(&scg1_regs->rccr);
val &= (~SCG_CCR_SCS_MASK);
val |= ((SCG_SCS_SYS_OSC) << SCG_CCR_SCS_SHIFT);
writel(val, &scg1_regs->rccr);
/* Switch the PLLS to SPLL clk */
val = readl(&scg1_regs->spllcfg);
val &= ~SCG_PLL_CFG_PLLSEL_MASK;
writel(val, &scg1_regs->spllcfg);
/*
* Re-configure PFD0 to 19,
* A7 SPLL(528MHz) * 18 / 19 = 500MHz
*/
scg_enable_pll_pfd(SCG_SPLL_PFD0_CLK, 19);
/* Switch the PLLS to SPLL PFD0 */
val = readl(&scg1_regs->spllcfg);
val |= SCG_PLL_CFG_PLLSEL_MASK;
writel(val, &scg1_regs->spllcfg);
/* Set RCCR SCG to SPLL clk out */
val = readl(&scg1_regs->rccr);
val &= (~SCG_CCR_SCS_MASK);
val |= ((SCG_SCS_SYS_PLL) << SCG_CCR_SCS_SHIFT);
writel(val, &scg1_regs->rccr);
}
}
}