mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-24 13:43:28 +00:00
Convert CONFIG_SYS_MPC85XX_NO_RESETVEC to Kconfig
This converts the following to Kconfig: CONFIG_SYS_MPC85XX_NO_RESETVEC Signed-off-by: Tom Rini <trini@konsulko.com>
This commit is contained in:
parent
5e5744cb2c
commit
de47ff5363
65 changed files with 112 additions and 64 deletions
5
README
5
README
|
@ -2164,11 +2164,6 @@ Low Level (hardware related) configuration options:
|
||||||
proper). Code that needs stage-specific behavior should check
|
proper). Code that needs stage-specific behavior should check
|
||||||
this.
|
this.
|
||||||
|
|
||||||
- CONFIG_SYS_MPC85XX_NO_RESETVEC
|
|
||||||
Only for 85xx systems. If this variable is specified, the section
|
|
||||||
.resetvec is not kept and the section .bootpg is placed in the
|
|
||||||
previous 4k of the .text section.
|
|
||||||
|
|
||||||
- CONFIG_ARCH_MAP_SYSMEM
|
- CONFIG_ARCH_MAP_SYSMEM
|
||||||
Generally U-Boot (and in particular the md command) uses
|
Generally U-Boot (and in particular the md command) uses
|
||||||
effective address. It is therefore not necessary to regard
|
effective address. It is therefore not necessary to regard
|
||||||
|
|
|
@ -1185,6 +1185,29 @@ config SYS_FSL_LBC_CLK_DIV
|
||||||
Defines divider of platform clock(clock input to
|
Defines divider of platform clock(clock input to
|
||||||
eLBC controller).
|
eLBC controller).
|
||||||
|
|
||||||
|
config SYS_MPC85XX_NO_RESETVEC
|
||||||
|
bool "Discard resetvec section and move bootpg section up"
|
||||||
|
depends on MPC85xx
|
||||||
|
help
|
||||||
|
If this variable is specified, the section .resetvec is not kept and
|
||||||
|
the section .bootpg is placed in the previous 4k of the .text section.
|
||||||
|
|
||||||
|
config SPL_SYS_MPC85XX_NO_RESETVEC
|
||||||
|
bool "Discard resetvec section and move bootpg section up, in SPL"
|
||||||
|
depends on MPC85xx && SPL
|
||||||
|
help
|
||||||
|
If this variable is specified, the section .resetvec is not kept and
|
||||||
|
the section .bootpg is placed in the previous 4k of the .text section,
|
||||||
|
of the SPL portion of the binary.
|
||||||
|
|
||||||
|
config TPL_SYS_MPC85XX_NO_RESETVEC
|
||||||
|
bool "Discard resetvec section and move bootpg section up, in TPL"
|
||||||
|
depends on MPC85xx && TPL
|
||||||
|
help
|
||||||
|
If this variable is specified, the section .resetvec is not kept and
|
||||||
|
the section .bootpg is placed in the previous 4k of the .text section,
|
||||||
|
of the SPL portion of the binary.
|
||||||
|
|
||||||
config FSL_VIA
|
config FSL_VIA
|
||||||
bool
|
bool
|
||||||
|
|
||||||
|
|
|
@ -15,7 +15,7 @@ SECTIONS
|
||||||
. = IMAGE_TEXT_BASE;
|
. = IMAGE_TEXT_BASE;
|
||||||
.text : {
|
.text : {
|
||||||
/* For ifc, elbc, esdhc, espi, all need the SPL without section .resetvec */
|
/* For ifc, elbc, esdhc, espi, all need the SPL without section .resetvec */
|
||||||
#ifdef CONFIG_SYS_MPC85XX_NO_RESETVEC
|
#if CONFIG_IS_ENABLED(SYS_MPC85XX_NO_RESETVEC)
|
||||||
KEEP(*(.bootpg))
|
KEEP(*(.bootpg))
|
||||||
#endif
|
#endif
|
||||||
*(.text*)
|
*(.text*)
|
||||||
|
@ -66,7 +66,7 @@ SECTIONS
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
/* For nor and nand is needed the SPL with section .resetvec */
|
/* For nor and nand is needed the SPL with section .resetvec */
|
||||||
#ifndef CONFIG_SYS_MPC85XX_NO_RESETVEC
|
#if !CONFIG_IS_ENABLED(SYS_MPC85XX_NO_RESETVEC)
|
||||||
#if defined(CONFIG_FSL_IFC) /* Restrict bootpg at 4K boundry for IFC */
|
#if defined(CONFIG_FSL_IFC) /* Restrict bootpg at 4K boundry for IFC */
|
||||||
#ifndef BOOT_PAGE_OFFSET
|
#ifndef BOOT_PAGE_OFFSET
|
||||||
#define BOOT_PAGE_OFFSET 0x1000
|
#define BOOT_PAGE_OFFSET 0x1000
|
||||||
|
|
|
@ -19,7 +19,7 @@ SECTIONS
|
||||||
/* Read-only sections, merged into text segment: */
|
/* Read-only sections, merged into text segment: */
|
||||||
.text :
|
.text :
|
||||||
{
|
{
|
||||||
#ifdef CONFIG_SYS_MPC85XX_NO_RESETVEC
|
#if CONFIG_IS_ENABLED(SYS_MPC85XX_NO_RESETVEC)
|
||||||
KEEP(arch/powerpc/cpu/mpc85xx/start.o (.bootpg))
|
KEEP(arch/powerpc/cpu/mpc85xx/start.o (.bootpg))
|
||||||
#endif
|
#endif
|
||||||
*(.text*)
|
*(.text*)
|
||||||
|
@ -74,7 +74,7 @@ SECTIONS
|
||||||
__init_end = .;
|
__init_end = .;
|
||||||
_end = .;
|
_end = .;
|
||||||
|
|
||||||
#ifndef CONFIG_SYS_MPC85XX_NO_RESETVEC
|
#if !CONFIG_IS_ENABLED(SYS_MPC85XX_NO_RESETVEC)
|
||||||
.bootpg RESET_VECTOR_ADDRESS - 0xffc :
|
.bootpg RESET_VECTOR_ADDRESS - 0xffc :
|
||||||
{
|
{
|
||||||
arch/powerpc/cpu/mpc85xx/start.o (.bootpg)
|
arch/powerpc/cpu/mpc85xx/start.o (.bootpg)
|
||||||
|
|
|
@ -14,6 +14,8 @@ CONFIG_SPL_DRIVERS_MISC=y
|
||||||
CONFIG_SPL=y
|
CONFIG_SPL=y
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
CONFIG_TARGET_P1010RDB_PA=y
|
CONFIG_TARGET_P1010RDB_PA=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
|
CONFIG_TPL_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_PHYS_64BIT=y
|
CONFIG_PHYS_64BIT=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
CONFIG_FIT_VERBOSE=y
|
CONFIG_FIT_VERBOSE=y
|
||||||
|
|
|
@ -8,6 +8,7 @@ CONFIG_ENV_ADDR=0xEFF20000
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
CONFIG_TARGET_P1010RDB_PA=y
|
CONFIG_TARGET_P1010RDB_PA=y
|
||||||
CONFIG_MPC85XX_HAVE_RESET_VECTOR=y
|
CONFIG_MPC85XX_HAVE_RESET_VECTOR=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_PHYS_64BIT=y
|
CONFIG_PHYS_64BIT=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
CONFIG_FIT_VERBOSE=y
|
CONFIG_FIT_VERBOSE=y
|
||||||
|
|
|
@ -13,6 +13,8 @@ CONFIG_SPL_DRIVERS_MISC=y
|
||||||
CONFIG_SPL=y
|
CONFIG_SPL=y
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
CONFIG_TARGET_P1010RDB_PA=y
|
CONFIG_TARGET_P1010RDB_PA=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
|
CONFIG_SPL_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_PHYS_64BIT=y
|
CONFIG_PHYS_64BIT=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
CONFIG_FIT_VERBOSE=y
|
CONFIG_FIT_VERBOSE=y
|
||||||
|
|
|
@ -15,6 +15,8 @@ CONFIG_SPL_SPI_FLASH_SUPPORT=y
|
||||||
CONFIG_SPL_SPI=y
|
CONFIG_SPL_SPI=y
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
CONFIG_TARGET_P1010RDB_PA=y
|
CONFIG_TARGET_P1010RDB_PA=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
|
CONFIG_SPL_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_PHYS_64BIT=y
|
CONFIG_PHYS_64BIT=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
CONFIG_FIT_VERBOSE=y
|
CONFIG_FIT_VERBOSE=y
|
||||||
|
|
|
@ -14,6 +14,8 @@ CONFIG_SPL_DRIVERS_MISC=y
|
||||||
CONFIG_SPL=y
|
CONFIG_SPL=y
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
CONFIG_TARGET_P1010RDB_PA=y
|
CONFIG_TARGET_P1010RDB_PA=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
|
CONFIG_TPL_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
CONFIG_FIT_VERBOSE=y
|
CONFIG_FIT_VERBOSE=y
|
||||||
CONFIG_OF_BOARD_SETUP=y
|
CONFIG_OF_BOARD_SETUP=y
|
||||||
|
|
|
@ -8,6 +8,7 @@ CONFIG_ENV_ADDR=0xEFF20000
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
CONFIG_TARGET_P1010RDB_PA=y
|
CONFIG_TARGET_P1010RDB_PA=y
|
||||||
CONFIG_MPC85XX_HAVE_RESET_VECTOR=y
|
CONFIG_MPC85XX_HAVE_RESET_VECTOR=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
CONFIG_FIT_VERBOSE=y
|
CONFIG_FIT_VERBOSE=y
|
||||||
CONFIG_OF_BOARD_SETUP=y
|
CONFIG_OF_BOARD_SETUP=y
|
||||||
|
|
|
@ -13,6 +13,8 @@ CONFIG_SPL_DRIVERS_MISC=y
|
||||||
CONFIG_SPL=y
|
CONFIG_SPL=y
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
CONFIG_TARGET_P1010RDB_PA=y
|
CONFIG_TARGET_P1010RDB_PA=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
|
CONFIG_SPL_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
CONFIG_FIT_VERBOSE=y
|
CONFIG_FIT_VERBOSE=y
|
||||||
CONFIG_OF_BOARD_SETUP=y
|
CONFIG_OF_BOARD_SETUP=y
|
||||||
|
|
|
@ -15,6 +15,8 @@ CONFIG_SPL_SPI_FLASH_SUPPORT=y
|
||||||
CONFIG_SPL_SPI=y
|
CONFIG_SPL_SPI=y
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
CONFIG_TARGET_P1010RDB_PA=y
|
CONFIG_TARGET_P1010RDB_PA=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
|
CONFIG_SPL_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
CONFIG_FIT_VERBOSE=y
|
CONFIG_FIT_VERBOSE=y
|
||||||
CONFIG_OF_BOARD_SETUP=y
|
CONFIG_OF_BOARD_SETUP=y
|
||||||
|
|
|
@ -14,6 +14,8 @@ CONFIG_SPL_DRIVERS_MISC=y
|
||||||
CONFIG_SPL=y
|
CONFIG_SPL=y
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
CONFIG_TARGET_P1010RDB_PB=y
|
CONFIG_TARGET_P1010RDB_PB=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
|
CONFIG_TPL_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_PHYS_64BIT=y
|
CONFIG_PHYS_64BIT=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
CONFIG_FIT_VERBOSE=y
|
CONFIG_FIT_VERBOSE=y
|
||||||
|
|
|
@ -8,6 +8,7 @@ CONFIG_ENV_ADDR=0xEFF20000
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
CONFIG_TARGET_P1010RDB_PB=y
|
CONFIG_TARGET_P1010RDB_PB=y
|
||||||
CONFIG_MPC85XX_HAVE_RESET_VECTOR=y
|
CONFIG_MPC85XX_HAVE_RESET_VECTOR=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_PHYS_64BIT=y
|
CONFIG_PHYS_64BIT=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
CONFIG_FIT_VERBOSE=y
|
CONFIG_FIT_VERBOSE=y
|
||||||
|
|
|
@ -13,6 +13,8 @@ CONFIG_SPL_DRIVERS_MISC=y
|
||||||
CONFIG_SPL=y
|
CONFIG_SPL=y
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
CONFIG_TARGET_P1010RDB_PB=y
|
CONFIG_TARGET_P1010RDB_PB=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
|
CONFIG_SPL_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_PHYS_64BIT=y
|
CONFIG_PHYS_64BIT=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
CONFIG_FIT_VERBOSE=y
|
CONFIG_FIT_VERBOSE=y
|
||||||
|
|
|
@ -15,6 +15,8 @@ CONFIG_SPL_SPI_FLASH_SUPPORT=y
|
||||||
CONFIG_SPL_SPI=y
|
CONFIG_SPL_SPI=y
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
CONFIG_TARGET_P1010RDB_PB=y
|
CONFIG_TARGET_P1010RDB_PB=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
|
CONFIG_SPL_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_PHYS_64BIT=y
|
CONFIG_PHYS_64BIT=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
CONFIG_FIT_VERBOSE=y
|
CONFIG_FIT_VERBOSE=y
|
||||||
|
|
|
@ -14,6 +14,8 @@ CONFIG_SPL_DRIVERS_MISC=y
|
||||||
CONFIG_SPL=y
|
CONFIG_SPL=y
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
CONFIG_TARGET_P1010RDB_PB=y
|
CONFIG_TARGET_P1010RDB_PB=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
|
CONFIG_TPL_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
CONFIG_FIT_VERBOSE=y
|
CONFIG_FIT_VERBOSE=y
|
||||||
CONFIG_OF_BOARD_SETUP=y
|
CONFIG_OF_BOARD_SETUP=y
|
||||||
|
|
|
@ -8,6 +8,7 @@ CONFIG_ENV_ADDR=0xEFF20000
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
CONFIG_TARGET_P1010RDB_PB=y
|
CONFIG_TARGET_P1010RDB_PB=y
|
||||||
CONFIG_MPC85XX_HAVE_RESET_VECTOR=y
|
CONFIG_MPC85XX_HAVE_RESET_VECTOR=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
CONFIG_FIT_VERBOSE=y
|
CONFIG_FIT_VERBOSE=y
|
||||||
CONFIG_OF_BOARD_SETUP=y
|
CONFIG_OF_BOARD_SETUP=y
|
||||||
|
|
|
@ -13,6 +13,8 @@ CONFIG_SPL_DRIVERS_MISC=y
|
||||||
CONFIG_SPL=y
|
CONFIG_SPL=y
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
CONFIG_TARGET_P1010RDB_PB=y
|
CONFIG_TARGET_P1010RDB_PB=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
|
CONFIG_SPL_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
CONFIG_FIT_VERBOSE=y
|
CONFIG_FIT_VERBOSE=y
|
||||||
CONFIG_OF_BOARD_SETUP=y
|
CONFIG_OF_BOARD_SETUP=y
|
||||||
|
|
|
@ -15,6 +15,8 @@ CONFIG_SPL_SPI_FLASH_SUPPORT=y
|
||||||
CONFIG_SPL_SPI=y
|
CONFIG_SPL_SPI=y
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
CONFIG_TARGET_P1010RDB_PB=y
|
CONFIG_TARGET_P1010RDB_PB=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
|
CONFIG_SPL_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
CONFIG_FIT_VERBOSE=y
|
CONFIG_FIT_VERBOSE=y
|
||||||
CONFIG_OF_BOARD_SETUP=y
|
CONFIG_OF_BOARD_SETUP=y
|
||||||
|
|
|
@ -14,6 +14,8 @@ CONFIG_SPL=y
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
# CONFIG_CMD_ERRATA is not set
|
# CONFIG_CMD_ERRATA is not set
|
||||||
CONFIG_TARGET_P1020RDB_PC=y
|
CONFIG_TARGET_P1020RDB_PC=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
|
CONFIG_TPL_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_PHYS_64BIT=y
|
CONFIG_PHYS_64BIT=y
|
||||||
CONFIG_MP=y
|
CONFIG_MP=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
|
|
|
@ -13,6 +13,8 @@ CONFIG_SPL=y
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
# CONFIG_CMD_ERRATA is not set
|
# CONFIG_CMD_ERRATA is not set
|
||||||
CONFIG_TARGET_P1020RDB_PC=y
|
CONFIG_TARGET_P1020RDB_PC=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
|
CONFIG_SPL_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_PHYS_64BIT=y
|
CONFIG_PHYS_64BIT=y
|
||||||
CONFIG_MP=y
|
CONFIG_MP=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
|
|
|
@ -15,6 +15,8 @@ CONFIG_SPL_SPI=y
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
# CONFIG_CMD_ERRATA is not set
|
# CONFIG_CMD_ERRATA is not set
|
||||||
CONFIG_TARGET_P1020RDB_PC=y
|
CONFIG_TARGET_P1020RDB_PC=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
|
CONFIG_SPL_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_PHYS_64BIT=y
|
CONFIG_PHYS_64BIT=y
|
||||||
CONFIG_MP=y
|
CONFIG_MP=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
|
|
|
@ -9,6 +9,7 @@ CONFIG_MPC85xx=y
|
||||||
# CONFIG_CMD_ERRATA is not set
|
# CONFIG_CMD_ERRATA is not set
|
||||||
CONFIG_TARGET_P1020RDB_PC=y
|
CONFIG_TARGET_P1020RDB_PC=y
|
||||||
CONFIG_MPC85XX_HAVE_RESET_VECTOR=y
|
CONFIG_MPC85XX_HAVE_RESET_VECTOR=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_PHYS_64BIT=y
|
CONFIG_PHYS_64BIT=y
|
||||||
CONFIG_MP=y
|
CONFIG_MP=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
|
|
|
@ -14,6 +14,8 @@ CONFIG_SPL=y
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
# CONFIG_CMD_ERRATA is not set
|
# CONFIG_CMD_ERRATA is not set
|
||||||
CONFIG_TARGET_P1020RDB_PC=y
|
CONFIG_TARGET_P1020RDB_PC=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
|
CONFIG_TPL_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_MP=y
|
CONFIG_MP=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
CONFIG_FIT_VERBOSE=y
|
CONFIG_FIT_VERBOSE=y
|
||||||
|
|
|
@ -13,6 +13,8 @@ CONFIG_SPL=y
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
# CONFIG_CMD_ERRATA is not set
|
# CONFIG_CMD_ERRATA is not set
|
||||||
CONFIG_TARGET_P1020RDB_PC=y
|
CONFIG_TARGET_P1020RDB_PC=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
|
CONFIG_SPL_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_MP=y
|
CONFIG_MP=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
CONFIG_FIT_VERBOSE=y
|
CONFIG_FIT_VERBOSE=y
|
||||||
|
|
|
@ -15,6 +15,8 @@ CONFIG_SPL_SPI=y
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
# CONFIG_CMD_ERRATA is not set
|
# CONFIG_CMD_ERRATA is not set
|
||||||
CONFIG_TARGET_P1020RDB_PC=y
|
CONFIG_TARGET_P1020RDB_PC=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
|
CONFIG_SPL_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_MP=y
|
CONFIG_MP=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
CONFIG_FIT_VERBOSE=y
|
CONFIG_FIT_VERBOSE=y
|
||||||
|
|
|
@ -9,6 +9,7 @@ CONFIG_MPC85xx=y
|
||||||
# CONFIG_CMD_ERRATA is not set
|
# CONFIG_CMD_ERRATA is not set
|
||||||
CONFIG_TARGET_P1020RDB_PC=y
|
CONFIG_TARGET_P1020RDB_PC=y
|
||||||
CONFIG_MPC85XX_HAVE_RESET_VECTOR=y
|
CONFIG_MPC85XX_HAVE_RESET_VECTOR=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_MP=y
|
CONFIG_MP=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
CONFIG_FIT_VERBOSE=y
|
CONFIG_FIT_VERBOSE=y
|
||||||
|
|
|
@ -14,6 +14,8 @@ CONFIG_SPL=y
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
# CONFIG_CMD_ERRATA is not set
|
# CONFIG_CMD_ERRATA is not set
|
||||||
CONFIG_TARGET_P1020RDB_PD=y
|
CONFIG_TARGET_P1020RDB_PD=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
|
CONFIG_TPL_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_MP=y
|
CONFIG_MP=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
CONFIG_FIT_VERBOSE=y
|
CONFIG_FIT_VERBOSE=y
|
||||||
|
|
|
@ -13,6 +13,8 @@ CONFIG_SPL=y
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
# CONFIG_CMD_ERRATA is not set
|
# CONFIG_CMD_ERRATA is not set
|
||||||
CONFIG_TARGET_P1020RDB_PD=y
|
CONFIG_TARGET_P1020RDB_PD=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
|
CONFIG_SPL_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_MP=y
|
CONFIG_MP=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
CONFIG_FIT_VERBOSE=y
|
CONFIG_FIT_VERBOSE=y
|
||||||
|
|
|
@ -15,6 +15,8 @@ CONFIG_SPL_SPI=y
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
# CONFIG_CMD_ERRATA is not set
|
# CONFIG_CMD_ERRATA is not set
|
||||||
CONFIG_TARGET_P1020RDB_PD=y
|
CONFIG_TARGET_P1020RDB_PD=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
|
CONFIG_SPL_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_MP=y
|
CONFIG_MP=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
CONFIG_FIT_VERBOSE=y
|
CONFIG_FIT_VERBOSE=y
|
||||||
|
|
|
@ -9,6 +9,7 @@ CONFIG_MPC85xx=y
|
||||||
# CONFIG_CMD_ERRATA is not set
|
# CONFIG_CMD_ERRATA is not set
|
||||||
CONFIG_TARGET_P1020RDB_PD=y
|
CONFIG_TARGET_P1020RDB_PD=y
|
||||||
CONFIG_MPC85XX_HAVE_RESET_VECTOR=y
|
CONFIG_MPC85XX_HAVE_RESET_VECTOR=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_MP=y
|
CONFIG_MP=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
CONFIG_FIT_VERBOSE=y
|
CONFIG_FIT_VERBOSE=y
|
||||||
|
|
|
@ -14,6 +14,8 @@ CONFIG_SPL=y
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
# CONFIG_CMD_ERRATA is not set
|
# CONFIG_CMD_ERRATA is not set
|
||||||
CONFIG_TARGET_P2020RDB=y
|
CONFIG_TARGET_P2020RDB=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
|
CONFIG_TPL_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_PHYS_64BIT=y
|
CONFIG_PHYS_64BIT=y
|
||||||
CONFIG_MP=y
|
CONFIG_MP=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
|
|
|
@ -13,6 +13,8 @@ CONFIG_SPL=y
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
# CONFIG_CMD_ERRATA is not set
|
# CONFIG_CMD_ERRATA is not set
|
||||||
CONFIG_TARGET_P2020RDB=y
|
CONFIG_TARGET_P2020RDB=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
|
CONFIG_SPL_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_PHYS_64BIT=y
|
CONFIG_PHYS_64BIT=y
|
||||||
CONFIG_MP=y
|
CONFIG_MP=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
|
|
|
@ -15,6 +15,8 @@ CONFIG_SPL_SPI=y
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
# CONFIG_CMD_ERRATA is not set
|
# CONFIG_CMD_ERRATA is not set
|
||||||
CONFIG_TARGET_P2020RDB=y
|
CONFIG_TARGET_P2020RDB=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
|
CONFIG_SPL_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_PHYS_64BIT=y
|
CONFIG_PHYS_64BIT=y
|
||||||
CONFIG_MP=y
|
CONFIG_MP=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
|
|
|
@ -9,6 +9,7 @@ CONFIG_MPC85xx=y
|
||||||
# CONFIG_CMD_ERRATA is not set
|
# CONFIG_CMD_ERRATA is not set
|
||||||
CONFIG_TARGET_P2020RDB=y
|
CONFIG_TARGET_P2020RDB=y
|
||||||
CONFIG_MPC85XX_HAVE_RESET_VECTOR=y
|
CONFIG_MPC85XX_HAVE_RESET_VECTOR=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_PHYS_64BIT=y
|
CONFIG_PHYS_64BIT=y
|
||||||
CONFIG_MP=y
|
CONFIG_MP=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
|
|
|
@ -14,6 +14,8 @@ CONFIG_SPL=y
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
# CONFIG_CMD_ERRATA is not set
|
# CONFIG_CMD_ERRATA is not set
|
||||||
CONFIG_TARGET_P2020RDB=y
|
CONFIG_TARGET_P2020RDB=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
|
CONFIG_TPL_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_MP=y
|
CONFIG_MP=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
CONFIG_FIT_VERBOSE=y
|
CONFIG_FIT_VERBOSE=y
|
||||||
|
|
|
@ -13,6 +13,8 @@ CONFIG_SPL=y
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
# CONFIG_CMD_ERRATA is not set
|
# CONFIG_CMD_ERRATA is not set
|
||||||
CONFIG_TARGET_P2020RDB=y
|
CONFIG_TARGET_P2020RDB=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
|
CONFIG_SPL_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_MP=y
|
CONFIG_MP=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
CONFIG_FIT_VERBOSE=y
|
CONFIG_FIT_VERBOSE=y
|
||||||
|
|
|
@ -15,6 +15,8 @@ CONFIG_SPL_SPI=y
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
# CONFIG_CMD_ERRATA is not set
|
# CONFIG_CMD_ERRATA is not set
|
||||||
CONFIG_TARGET_P2020RDB=y
|
CONFIG_TARGET_P2020RDB=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
|
CONFIG_SPL_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_MP=y
|
CONFIG_MP=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
CONFIG_FIT_VERBOSE=y
|
CONFIG_FIT_VERBOSE=y
|
||||||
|
|
|
@ -9,6 +9,7 @@ CONFIG_MPC85xx=y
|
||||||
# CONFIG_CMD_ERRATA is not set
|
# CONFIG_CMD_ERRATA is not set
|
||||||
CONFIG_TARGET_P2020RDB=y
|
CONFIG_TARGET_P2020RDB=y
|
||||||
CONFIG_MPC85XX_HAVE_RESET_VECTOR=y
|
CONFIG_MPC85XX_HAVE_RESET_VECTOR=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_MP=y
|
CONFIG_MP=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
CONFIG_FIT_VERBOSE=y
|
CONFIG_FIT_VERBOSE=y
|
||||||
|
|
|
@ -12,6 +12,8 @@ CONFIG_SPL_DRIVERS_MISC=y
|
||||||
CONFIG_SPL=y
|
CONFIG_SPL=y
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
CONFIG_TARGET_T1024RDB=y
|
CONFIG_TARGET_T1024RDB=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
|
CONFIG_SPL_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_SYS_MEMTEST_START=0x00200000
|
CONFIG_SYS_MEMTEST_START=0x00200000
|
||||||
CONFIG_SYS_MEMTEST_END=0x00400000
|
CONFIG_SYS_MEMTEST_END=0x00400000
|
||||||
CONFIG_MP=y
|
CONFIG_MP=y
|
||||||
|
|
|
@ -13,6 +13,7 @@ CONFIG_SPL_DRIVERS_MISC=y
|
||||||
CONFIG_SPL=y
|
CONFIG_SPL=y
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
CONFIG_TARGET_T1024RDB=y
|
CONFIG_TARGET_T1024RDB=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_SYS_MEMTEST_START=0x00200000
|
CONFIG_SYS_MEMTEST_START=0x00200000
|
||||||
CONFIG_SYS_MEMTEST_END=0x00400000
|
CONFIG_SYS_MEMTEST_END=0x00400000
|
||||||
CONFIG_MP=y
|
CONFIG_MP=y
|
||||||
|
|
|
@ -15,6 +15,7 @@ CONFIG_SPL_SPI_FLASH_SUPPORT=y
|
||||||
CONFIG_SPL_SPI=y
|
CONFIG_SPL_SPI=y
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
CONFIG_TARGET_T1024RDB=y
|
CONFIG_TARGET_T1024RDB=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_SYS_MEMTEST_START=0x00200000
|
CONFIG_SYS_MEMTEST_START=0x00200000
|
||||||
CONFIG_SYS_MEMTEST_END=0x00400000
|
CONFIG_SYS_MEMTEST_END=0x00400000
|
||||||
CONFIG_MP=y
|
CONFIG_MP=y
|
||||||
|
|
|
@ -11,6 +11,8 @@ CONFIG_SPL_DRIVERS_MISC=y
|
||||||
CONFIG_SPL=y
|
CONFIG_SPL=y
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
CONFIG_TARGET_T1042D4RDB=y
|
CONFIG_TARGET_T1042D4RDB=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
|
CONFIG_SPL_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_MP=y
|
CONFIG_MP=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
CONFIG_FIT_VERBOSE=y
|
CONFIG_FIT_VERBOSE=y
|
||||||
|
|
|
@ -12,6 +12,7 @@ CONFIG_SPL_DRIVERS_MISC=y
|
||||||
CONFIG_SPL=y
|
CONFIG_SPL=y
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
CONFIG_TARGET_T1042D4RDB=y
|
CONFIG_TARGET_T1042D4RDB=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_MP=y
|
CONFIG_MP=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
CONFIG_FIT_VERBOSE=y
|
CONFIG_FIT_VERBOSE=y
|
||||||
|
|
|
@ -14,6 +14,7 @@ CONFIG_SPL_SPI_FLASH_SUPPORT=y
|
||||||
CONFIG_SPL_SPI=y
|
CONFIG_SPL_SPI=y
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
CONFIG_TARGET_T1042D4RDB=y
|
CONFIG_TARGET_T1042D4RDB=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_MP=y
|
CONFIG_MP=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
CONFIG_FIT_VERBOSE=y
|
CONFIG_FIT_VERBOSE=y
|
||||||
|
|
|
@ -18,6 +18,8 @@ CONFIG_SPL_DRIVERS_MISC=y
|
||||||
CONFIG_SPL=y
|
CONFIG_SPL=y
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
CONFIG_TARGET_T2080QDS=y
|
CONFIG_TARGET_T2080QDS=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
|
CONFIG_SPL_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_MP=y
|
CONFIG_MP=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
CONFIG_FIT_VERBOSE=y
|
CONFIG_FIT_VERBOSE=y
|
||||||
|
|
|
@ -19,6 +19,7 @@ CONFIG_SPL_DRIVERS_MISC=y
|
||||||
CONFIG_SPL=y
|
CONFIG_SPL=y
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
CONFIG_TARGET_T2080QDS=y
|
CONFIG_TARGET_T2080QDS=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_MP=y
|
CONFIG_MP=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
CONFIG_FIT_VERBOSE=y
|
CONFIG_FIT_VERBOSE=y
|
||||||
|
|
|
@ -21,6 +21,7 @@ CONFIG_SPL_SPI_FLASH_SUPPORT=y
|
||||||
CONFIG_SPL_SPI=y
|
CONFIG_SPL_SPI=y
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
CONFIG_TARGET_T2080QDS=y
|
CONFIG_TARGET_T2080QDS=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_MP=y
|
CONFIG_MP=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
CONFIG_FIT_VERBOSE=y
|
CONFIG_FIT_VERBOSE=y
|
||||||
|
|
|
@ -15,6 +15,8 @@ CONFIG_SPL_DRIVERS_MISC=y
|
||||||
CONFIG_SPL=y
|
CONFIG_SPL=y
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
CONFIG_TARGET_T2080RDB=y
|
CONFIG_TARGET_T2080RDB=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
|
CONFIG_SPL_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_SYS_MEMTEST_START=0x00200000
|
CONFIG_SYS_MEMTEST_START=0x00200000
|
||||||
CONFIG_SYS_MEMTEST_END=0x00400000
|
CONFIG_SYS_MEMTEST_END=0x00400000
|
||||||
CONFIG_MP=y
|
CONFIG_MP=y
|
||||||
|
|
|
@ -16,6 +16,7 @@ CONFIG_SPL_DRIVERS_MISC=y
|
||||||
CONFIG_SPL=y
|
CONFIG_SPL=y
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
CONFIG_TARGET_T2080RDB=y
|
CONFIG_TARGET_T2080RDB=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_SYS_MEMTEST_START=0x00200000
|
CONFIG_SYS_MEMTEST_START=0x00200000
|
||||||
CONFIG_SYS_MEMTEST_END=0x00400000
|
CONFIG_SYS_MEMTEST_END=0x00400000
|
||||||
CONFIG_MP=y
|
CONFIG_MP=y
|
||||||
|
|
|
@ -18,6 +18,7 @@ CONFIG_SPL_SPI_FLASH_SUPPORT=y
|
||||||
CONFIG_SPL_SPI=y
|
CONFIG_SPL_SPI=y
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
CONFIG_TARGET_T2080RDB=y
|
CONFIG_TARGET_T2080RDB=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_SYS_MEMTEST_START=0x00200000
|
CONFIG_SYS_MEMTEST_START=0x00200000
|
||||||
CONFIG_SYS_MEMTEST_END=0x00400000
|
CONFIG_SYS_MEMTEST_END=0x00400000
|
||||||
CONFIG_MP=y
|
CONFIG_MP=y
|
||||||
|
|
|
@ -15,6 +15,8 @@ CONFIG_SPL_DRIVERS_MISC=y
|
||||||
CONFIG_SPL=y
|
CONFIG_SPL=y
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
CONFIG_TARGET_T2080RDB=y
|
CONFIG_TARGET_T2080RDB=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
|
CONFIG_SPL_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_T2080RDB_REV_D=y
|
CONFIG_T2080RDB_REV_D=y
|
||||||
CONFIG_SYS_MEMTEST_START=0x00200000
|
CONFIG_SYS_MEMTEST_START=0x00200000
|
||||||
CONFIG_SYS_MEMTEST_END=0x00400000
|
CONFIG_SYS_MEMTEST_END=0x00400000
|
||||||
|
|
|
@ -16,6 +16,7 @@ CONFIG_SPL_DRIVERS_MISC=y
|
||||||
CONFIG_SPL=y
|
CONFIG_SPL=y
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
CONFIG_TARGET_T2080RDB=y
|
CONFIG_TARGET_T2080RDB=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_T2080RDB_REV_D=y
|
CONFIG_T2080RDB_REV_D=y
|
||||||
CONFIG_SYS_MEMTEST_START=0x00200000
|
CONFIG_SYS_MEMTEST_START=0x00200000
|
||||||
CONFIG_SYS_MEMTEST_END=0x00400000
|
CONFIG_SYS_MEMTEST_END=0x00400000
|
||||||
|
|
|
@ -18,6 +18,7 @@ CONFIG_SPL_SPI_FLASH_SUPPORT=y
|
||||||
CONFIG_SPL_SPI=y
|
CONFIG_SPL_SPI=y
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
CONFIG_TARGET_T2080RDB=y
|
CONFIG_TARGET_T2080RDB=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_T2080RDB_REV_D=y
|
CONFIG_T2080RDB_REV_D=y
|
||||||
CONFIG_SYS_MEMTEST_START=0x00200000
|
CONFIG_SYS_MEMTEST_START=0x00200000
|
||||||
CONFIG_SYS_MEMTEST_END=0x00400000
|
CONFIG_SYS_MEMTEST_END=0x00400000
|
||||||
|
|
|
@ -16,6 +16,7 @@ CONFIG_SPL_DRIVERS_MISC=y
|
||||||
CONFIG_SPL=y
|
CONFIG_SPL=y
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
CONFIG_TARGET_T4240RDB=y
|
CONFIG_TARGET_T4240RDB=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_MP=y
|
CONFIG_MP=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
CONFIG_FIT_VERBOSE=y
|
CONFIG_FIT_VERBOSE=y
|
||||||
|
|
|
@ -6,6 +6,7 @@ CONFIG_SYS_CLK_FREQ=33000000
|
||||||
CONFIG_MPC85xx=y
|
CONFIG_MPC85xx=y
|
||||||
# CONFIG_CMD_ERRATA is not set
|
# CONFIG_CMD_ERRATA is not set
|
||||||
CONFIG_TARGET_QEMU_PPCE500=y
|
CONFIG_TARGET_QEMU_PPCE500=y
|
||||||
|
CONFIG_SYS_MPC85XX_NO_RESETVEC=y
|
||||||
CONFIG_FIT=y
|
CONFIG_FIT=y
|
||||||
CONFIG_FIT_VERBOSE=y
|
CONFIG_FIT_VERBOSE=y
|
||||||
CONFIG_OF_STDOUT_VIA_ALIAS=y
|
CONFIG_OF_STDOUT_VIA_ALIAS=y
|
||||||
|
|
|
@ -20,7 +20,6 @@
|
||||||
#define CONFIG_SYS_MMC_U_BOOT_DST (0x11000000)
|
#define CONFIG_SYS_MMC_U_BOOT_DST (0x11000000)
|
||||||
#define CONFIG_SYS_MMC_U_BOOT_START (0x11000000)
|
#define CONFIG_SYS_MMC_U_BOOT_START (0x11000000)
|
||||||
#define CONFIG_SYS_MMC_U_BOOT_OFFS (96 << 10)
|
#define CONFIG_SYS_MMC_U_BOOT_OFFS (96 << 10)
|
||||||
#define CONFIG_SYS_MPC85XX_NO_RESETVEC
|
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
#ifdef CONFIG_SPIFLASH
|
#ifdef CONFIG_SPIFLASH
|
||||||
|
@ -32,7 +31,6 @@
|
||||||
#define CONFIG_SYS_SPI_FLASH_U_BOOT_DST (0x11000000)
|
#define CONFIG_SYS_SPI_FLASH_U_BOOT_DST (0x11000000)
|
||||||
#define CONFIG_SYS_SPI_FLASH_U_BOOT_START (0x11000000)
|
#define CONFIG_SYS_SPI_FLASH_U_BOOT_START (0x11000000)
|
||||||
#define CONFIG_SYS_SPI_FLASH_U_BOOT_OFFS (96 << 10)
|
#define CONFIG_SYS_SPI_FLASH_U_BOOT_OFFS (96 << 10)
|
||||||
#define CONFIG_SYS_MPC85XX_NO_RESETVEC
|
|
||||||
#endif
|
#endif
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
|
@ -43,7 +41,6 @@
|
||||||
#define CONFIG_SYS_NAND_U_BOOT_START 0x00200000
|
#define CONFIG_SYS_NAND_U_BOOT_START 0x00200000
|
||||||
#else
|
#else
|
||||||
#ifdef CONFIG_TPL_BUILD
|
#ifdef CONFIG_TPL_BUILD
|
||||||
#define CONFIG_SYS_MPC85XX_NO_RESETVEC
|
|
||||||
#define CONFIG_SYS_NAND_U_BOOT_SIZE (576 << 10)
|
#define CONFIG_SYS_NAND_U_BOOT_SIZE (576 << 10)
|
||||||
#define CONFIG_SYS_NAND_U_BOOT_DST (0x11000000)
|
#define CONFIG_SYS_NAND_U_BOOT_DST (0x11000000)
|
||||||
#define CONFIG_SYS_NAND_U_BOOT_START (0x11000000)
|
#define CONFIG_SYS_NAND_U_BOOT_START (0x11000000)
|
||||||
|
@ -51,10 +48,6 @@
|
||||||
#define CONFIG_SYS_NAND_U_BOOT_SIZE (128 << 10)
|
#define CONFIG_SYS_NAND_U_BOOT_SIZE (128 << 10)
|
||||||
#define CONFIG_SYS_NAND_U_BOOT_DST 0xD0000000
|
#define CONFIG_SYS_NAND_U_BOOT_DST 0xD0000000
|
||||||
#define CONFIG_SYS_NAND_U_BOOT_START 0xD0000000
|
#define CONFIG_SYS_NAND_U_BOOT_START 0xD0000000
|
||||||
#else
|
|
||||||
#ifndef CONFIG_MPC85XX_HAVE_RESET_VECTOR
|
|
||||||
#define CONFIG_SYS_MPC85XX_NO_RESETVEC
|
|
||||||
#endif
|
|
||||||
#endif
|
#endif
|
||||||
#endif
|
#endif
|
||||||
#endif
|
#endif
|
||||||
|
|
|
@ -28,9 +28,6 @@
|
||||||
#define CONFIG_SYS_NAND_U_BOOT_SIZE (768 << 10)
|
#define CONFIG_SYS_NAND_U_BOOT_SIZE (768 << 10)
|
||||||
#define CONFIG_SYS_NAND_U_BOOT_DST 0x30000000
|
#define CONFIG_SYS_NAND_U_BOOT_DST 0x30000000
|
||||||
#define CONFIG_SYS_NAND_U_BOOT_START 0x30000000
|
#define CONFIG_SYS_NAND_U_BOOT_START 0x30000000
|
||||||
#ifndef CONFIG_MPC85XX_HAVE_RESET_VECTOR
|
|
||||||
#define CONFIG_SYS_MPC85XX_NO_RESETVEC
|
|
||||||
#endif
|
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
#ifdef CONFIG_SPIFLASH
|
#ifdef CONFIG_SPIFLASH
|
||||||
|
@ -39,9 +36,6 @@
|
||||||
#define CONFIG_SYS_SPI_FLASH_U_BOOT_DST (0x30000000)
|
#define CONFIG_SYS_SPI_FLASH_U_BOOT_DST (0x30000000)
|
||||||
#define CONFIG_SYS_SPI_FLASH_U_BOOT_START (0x30000000)
|
#define CONFIG_SYS_SPI_FLASH_U_BOOT_START (0x30000000)
|
||||||
#define CONFIG_SYS_SPI_FLASH_U_BOOT_OFFS (256 << 10)
|
#define CONFIG_SYS_SPI_FLASH_U_BOOT_OFFS (256 << 10)
|
||||||
#ifndef CONFIG_SPL_BUILD
|
|
||||||
#define CONFIG_SYS_MPC85XX_NO_RESETVEC
|
|
||||||
#endif
|
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
#ifdef CONFIG_SDCARD
|
#ifdef CONFIG_SDCARD
|
||||||
|
@ -50,9 +44,6 @@
|
||||||
#define CONFIG_SYS_MMC_U_BOOT_DST (0x30000000)
|
#define CONFIG_SYS_MMC_U_BOOT_DST (0x30000000)
|
||||||
#define CONFIG_SYS_MMC_U_BOOT_START (0x30000000)
|
#define CONFIG_SYS_MMC_U_BOOT_START (0x30000000)
|
||||||
#define CONFIG_SYS_MMC_U_BOOT_OFFS (260 << 10)
|
#define CONFIG_SYS_MMC_U_BOOT_OFFS (260 << 10)
|
||||||
#ifndef CONFIG_SPL_BUILD
|
|
||||||
#define CONFIG_SYS_MPC85XX_NO_RESETVEC
|
|
||||||
#endif
|
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
#endif /* CONFIG_RAMBOOT_PBL */
|
#endif /* CONFIG_RAMBOOT_PBL */
|
||||||
|
|
|
@ -32,9 +32,6 @@
|
||||||
#endif
|
#endif
|
||||||
#define CONFIG_SYS_NAND_U_BOOT_DST 0x30000000
|
#define CONFIG_SYS_NAND_U_BOOT_DST 0x30000000
|
||||||
#define CONFIG_SYS_NAND_U_BOOT_START 0x30000000
|
#define CONFIG_SYS_NAND_U_BOOT_START 0x30000000
|
||||||
#ifndef CONFIG_MPC85XX_HAVE_RESET_VECTOR
|
|
||||||
#define CONFIG_SYS_MPC85XX_NO_RESETVEC
|
|
||||||
#endif
|
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
#ifdef CONFIG_SPIFLASH
|
#ifdef CONFIG_SPIFLASH
|
||||||
|
@ -43,9 +40,6 @@
|
||||||
#define CONFIG_SYS_SPI_FLASH_U_BOOT_DST (0x30000000)
|
#define CONFIG_SYS_SPI_FLASH_U_BOOT_DST (0x30000000)
|
||||||
#define CONFIG_SYS_SPI_FLASH_U_BOOT_START (0x30000000)
|
#define CONFIG_SYS_SPI_FLASH_U_BOOT_START (0x30000000)
|
||||||
#define CONFIG_SYS_SPI_FLASH_U_BOOT_OFFS (256 << 10)
|
#define CONFIG_SYS_SPI_FLASH_U_BOOT_OFFS (256 << 10)
|
||||||
#ifndef CONFIG_SPL_BUILD
|
|
||||||
#define CONFIG_SYS_MPC85XX_NO_RESETVEC
|
|
||||||
#endif
|
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
#ifdef CONFIG_SDCARD
|
#ifdef CONFIG_SDCARD
|
||||||
|
@ -54,9 +48,6 @@
|
||||||
#define CONFIG_SYS_MMC_U_BOOT_DST (0x30000000)
|
#define CONFIG_SYS_MMC_U_BOOT_DST (0x30000000)
|
||||||
#define CONFIG_SYS_MMC_U_BOOT_START (0x30000000)
|
#define CONFIG_SYS_MMC_U_BOOT_START (0x30000000)
|
||||||
#define CONFIG_SYS_MMC_U_BOOT_OFFS (260 << 10)
|
#define CONFIG_SYS_MMC_U_BOOT_OFFS (260 << 10)
|
||||||
#ifndef CONFIG_SPL_BUILD
|
|
||||||
#define CONFIG_SYS_MPC85XX_NO_RESETVEC
|
|
||||||
#endif
|
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
#endif
|
#endif
|
||||||
|
|
|
@ -35,9 +35,6 @@
|
||||||
#define CONFIG_SYS_NAND_U_BOOT_SIZE (768 << 10)
|
#define CONFIG_SYS_NAND_U_BOOT_SIZE (768 << 10)
|
||||||
#define CONFIG_SYS_NAND_U_BOOT_DST 0x00200000
|
#define CONFIG_SYS_NAND_U_BOOT_DST 0x00200000
|
||||||
#define CONFIG_SYS_NAND_U_BOOT_START 0x00200000
|
#define CONFIG_SYS_NAND_U_BOOT_START 0x00200000
|
||||||
#ifndef CONFIG_MPC85XX_HAVE_RESET_VECTOR
|
|
||||||
#define CONFIG_SYS_MPC85XX_NO_RESETVEC
|
|
||||||
#endif
|
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
#ifdef CONFIG_SPIFLASH
|
#ifdef CONFIG_SPIFLASH
|
||||||
|
@ -46,9 +43,6 @@
|
||||||
#define CONFIG_SYS_SPI_FLASH_U_BOOT_DST (0x00200000)
|
#define CONFIG_SYS_SPI_FLASH_U_BOOT_DST (0x00200000)
|
||||||
#define CONFIG_SYS_SPI_FLASH_U_BOOT_START (0x00200000)
|
#define CONFIG_SYS_SPI_FLASH_U_BOOT_START (0x00200000)
|
||||||
#define CONFIG_SYS_SPI_FLASH_U_BOOT_OFFS (256 << 10)
|
#define CONFIG_SYS_SPI_FLASH_U_BOOT_OFFS (256 << 10)
|
||||||
#ifndef CONFIG_SPL_BUILD
|
|
||||||
#define CONFIG_SYS_MPC85XX_NO_RESETVEC
|
|
||||||
#endif
|
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
#ifdef CONFIG_SDCARD
|
#ifdef CONFIG_SDCARD
|
||||||
|
@ -57,9 +51,6 @@
|
||||||
#define CONFIG_SYS_MMC_U_BOOT_DST (0x00200000)
|
#define CONFIG_SYS_MMC_U_BOOT_DST (0x00200000)
|
||||||
#define CONFIG_SYS_MMC_U_BOOT_START (0x00200000)
|
#define CONFIG_SYS_MMC_U_BOOT_START (0x00200000)
|
||||||
#define CONFIG_SYS_MMC_U_BOOT_OFFS (260 << 10)
|
#define CONFIG_SYS_MMC_U_BOOT_OFFS (260 << 10)
|
||||||
#ifndef CONFIG_SPL_BUILD
|
|
||||||
#define CONFIG_SYS_MPC85XX_NO_RESETVEC
|
|
||||||
#endif
|
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
#endif /* CONFIG_RAMBOOT_PBL */
|
#endif /* CONFIG_RAMBOOT_PBL */
|
||||||
|
|
|
@ -30,9 +30,6 @@
|
||||||
#define CONFIG_SYS_NAND_U_BOOT_SIZE (768 << 10)
|
#define CONFIG_SYS_NAND_U_BOOT_SIZE (768 << 10)
|
||||||
#define CONFIG_SYS_NAND_U_BOOT_DST 0x00200000
|
#define CONFIG_SYS_NAND_U_BOOT_DST 0x00200000
|
||||||
#define CONFIG_SYS_NAND_U_BOOT_START 0x00200000
|
#define CONFIG_SYS_NAND_U_BOOT_START 0x00200000
|
||||||
#ifndef CONFIG_MPC85XX_HAVE_RESET_VECTOR
|
|
||||||
#define CONFIG_SYS_MPC85XX_NO_RESETVEC
|
|
||||||
#endif
|
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
#ifdef CONFIG_SPIFLASH
|
#ifdef CONFIG_SPIFLASH
|
||||||
|
@ -41,9 +38,6 @@
|
||||||
#define CONFIG_SYS_SPI_FLASH_U_BOOT_DST (0x00200000)
|
#define CONFIG_SYS_SPI_FLASH_U_BOOT_DST (0x00200000)
|
||||||
#define CONFIG_SYS_SPI_FLASH_U_BOOT_START (0x00200000)
|
#define CONFIG_SYS_SPI_FLASH_U_BOOT_START (0x00200000)
|
||||||
#define CONFIG_SYS_SPI_FLASH_U_BOOT_OFFS (256 << 10)
|
#define CONFIG_SYS_SPI_FLASH_U_BOOT_OFFS (256 << 10)
|
||||||
#ifndef CONFIG_SPL_BUILD
|
|
||||||
#define CONFIG_SYS_MPC85XX_NO_RESETVEC
|
|
||||||
#endif
|
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
#ifdef CONFIG_SDCARD
|
#ifdef CONFIG_SDCARD
|
||||||
|
@ -52,9 +46,6 @@
|
||||||
#define CONFIG_SYS_MMC_U_BOOT_DST (0x00200000)
|
#define CONFIG_SYS_MMC_U_BOOT_DST (0x00200000)
|
||||||
#define CONFIG_SYS_MMC_U_BOOT_START (0x00200000)
|
#define CONFIG_SYS_MMC_U_BOOT_START (0x00200000)
|
||||||
#define CONFIG_SYS_MMC_U_BOOT_OFFS (260 << 10)
|
#define CONFIG_SYS_MMC_U_BOOT_OFFS (260 << 10)
|
||||||
#ifndef CONFIG_SPL_BUILD
|
|
||||||
#define CONFIG_SYS_MPC85XX_NO_RESETVEC
|
|
||||||
#endif
|
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
#endif /* CONFIG_RAMBOOT_PBL */
|
#endif /* CONFIG_RAMBOOT_PBL */
|
||||||
|
|
|
@ -30,9 +30,6 @@
|
||||||
#define CONFIG_SYS_MMC_U_BOOT_DST 0x00200000
|
#define CONFIG_SYS_MMC_U_BOOT_DST 0x00200000
|
||||||
#define CONFIG_SYS_MMC_U_BOOT_START 0x00200000
|
#define CONFIG_SYS_MMC_U_BOOT_START 0x00200000
|
||||||
#define CONFIG_SYS_MMC_U_BOOT_OFFS (260 << 10)
|
#define CONFIG_SYS_MMC_U_BOOT_OFFS (260 << 10)
|
||||||
#ifndef CONFIG_SPL_BUILD
|
|
||||||
#define CONFIG_SYS_MPC85XX_NO_RESETVEC
|
|
||||||
#endif
|
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
#endif
|
#endif
|
||||||
|
|
|
@ -81,16 +81,13 @@
|
||||||
#define CONFIG_SYS_MMC_U_BOOT_DST (0x11000000)
|
#define CONFIG_SYS_MMC_U_BOOT_DST (0x11000000)
|
||||||
#define CONFIG_SYS_MMC_U_BOOT_START (0x11000000)
|
#define CONFIG_SYS_MMC_U_BOOT_START (0x11000000)
|
||||||
#define CONFIG_SYS_MMC_U_BOOT_OFFS (128 << 10)
|
#define CONFIG_SYS_MMC_U_BOOT_OFFS (128 << 10)
|
||||||
#define CONFIG_SYS_MPC85XX_NO_RESETVEC
|
|
||||||
#elif defined(CONFIG_SPIFLASH)
|
#elif defined(CONFIG_SPIFLASH)
|
||||||
#define CONFIG_SYS_SPI_FLASH_U_BOOT_SIZE (768 << 10)
|
#define CONFIG_SYS_SPI_FLASH_U_BOOT_SIZE (768 << 10)
|
||||||
#define CONFIG_SYS_SPI_FLASH_U_BOOT_DST (0x11000000)
|
#define CONFIG_SYS_SPI_FLASH_U_BOOT_DST (0x11000000)
|
||||||
#define CONFIG_SYS_SPI_FLASH_U_BOOT_START (0x11000000)
|
#define CONFIG_SYS_SPI_FLASH_U_BOOT_START (0x11000000)
|
||||||
#define CONFIG_SYS_SPI_FLASH_U_BOOT_OFFS (128 << 10)
|
#define CONFIG_SYS_SPI_FLASH_U_BOOT_OFFS (128 << 10)
|
||||||
#define CONFIG_SYS_MPC85XX_NO_RESETVEC
|
|
||||||
#elif defined(CONFIG_MTD_RAW_NAND)
|
#elif defined(CONFIG_MTD_RAW_NAND)
|
||||||
#ifdef CONFIG_TPL_BUILD
|
#ifdef CONFIG_TPL_BUILD
|
||||||
#define CONFIG_SYS_MPC85XX_NO_RESETVEC
|
|
||||||
#define CONFIG_SYS_NAND_U_BOOT_SIZE (832 << 10)
|
#define CONFIG_SYS_NAND_U_BOOT_SIZE (832 << 10)
|
||||||
#define CONFIG_SYS_NAND_U_BOOT_DST (0x11000000)
|
#define CONFIG_SYS_NAND_U_BOOT_DST (0x11000000)
|
||||||
#define CONFIG_SYS_NAND_U_BOOT_START (0x11000000)
|
#define CONFIG_SYS_NAND_U_BOOT_START (0x11000000)
|
||||||
|
@ -98,10 +95,6 @@
|
||||||
#define CONFIG_SYS_NAND_U_BOOT_SIZE (128 << 10)
|
#define CONFIG_SYS_NAND_U_BOOT_SIZE (128 << 10)
|
||||||
#define CONFIG_SYS_NAND_U_BOOT_DST 0xf8f80000
|
#define CONFIG_SYS_NAND_U_BOOT_DST 0xf8f80000
|
||||||
#define CONFIG_SYS_NAND_U_BOOT_START 0xf8f80000
|
#define CONFIG_SYS_NAND_U_BOOT_START 0xf8f80000
|
||||||
#else
|
|
||||||
#ifndef CONFIG_MPC85XX_HAVE_RESET_VECTOR
|
|
||||||
#define CONFIG_SYS_MPC85XX_NO_RESETVEC
|
|
||||||
#endif
|
|
||||||
#endif /* not CONFIG_TPL_BUILD */
|
#endif /* not CONFIG_TPL_BUILD */
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
|
|
|
@ -9,8 +9,6 @@
|
||||||
#ifndef __QEMU_PPCE500_H
|
#ifndef __QEMU_PPCE500_H
|
||||||
#define __QEMU_PPCE500_H
|
#define __QEMU_PPCE500_H
|
||||||
|
|
||||||
#define CONFIG_SYS_MPC85XX_NO_RESETVEC
|
|
||||||
|
|
||||||
#define CONFIG_SYS_RAMBOOT
|
#define CONFIG_SYS_RAMBOOT
|
||||||
|
|
||||||
#define CONFIG_ENABLE_36BIT_PHYS
|
#define CONFIG_ENABLE_36BIT_PHYS
|
||||||
|
|
Loading…
Reference in a new issue