mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-25 06:00:43 +00:00
mxs_ocotp: Shift the HBUS divider correctly
When the original HBUS divider value is retrieved in mxs_ocotp_scale_hclk() for the purpose or restoring it back later, the value is not shifted by the HBUS divider offset in that register. This is not a problem, since the shift is zero on all MXS hardware. Add the shift anyway, for completeness and in case FSL ever decides to re-use this driver on future designs. Signed-off-by: Chris Smith <chris@zxdesign.info> Signed-off-by: Marek Vasut <marex@denx.de> Cc: Fabio Estevam <fabio.estevam@freescale.com> Cc: Stefano Babic <sbabic@denx.de>
This commit is contained in:
parent
f3488bb39d
commit
d4b8b5d46e
1 changed files with 1 additions and 0 deletions
|
@ -152,6 +152,7 @@ static int mxs_ocotp_scale_hclk(bool enter, uint32_t *val)
|
|||
/* Return the original HCLK clock speed. */
|
||||
*val = readl(&clkctrl_regs->hw_clkctrl_hbus);
|
||||
*val &= CLKCTRL_HBUS_DIV_MASK;
|
||||
*val >>= CLKCTRL_HBUS_DIV_OFFSET;
|
||||
|
||||
/* Scale the HCLK to 454/19 = 23.9 MHz . */
|
||||
scale_val = (~19) << CLKCTRL_HBUS_DIV_OFFSET;
|
||||
|
|
Loading…
Reference in a new issue