mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-28 23:51:33 +00:00
powerpc/82xx: use SDRAM detection for mgcoge2ne
mgcoge2ne was an intermediate step towards mgcoge3ne. One difference is the smaller SDRAM on mgcoge2ne (128MB). To support both boards with the same u-boot we use here the SDRAM detection. This patch enables SDRAM detection between 256MB and 128MB. So in addition to the existing 256MB geometry: 4 chips x 8M (13 rows, 10 cols) x 16 bit x 4 banks we can now also have 128MB geometry: 4 chips x 4M (13 rows, 9 cols) x 16 bit x 4 banks Signed-off-by: Gerlando Falauto <gerlando.falauto@keymile.com>
This commit is contained in:
parent
3a532346fc
commit
c9718210b1
1 changed files with 13 additions and 4 deletions
|
@ -119,7 +119,8 @@
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Bank 1 - 60x bus SDRAM
|
* Bank 1 - 60x bus SDRAM
|
||||||
* mgcoge3ne has 256M.
|
* mgcoge3ne has 256MB
|
||||||
|
* mgcoge2ne has 128MB
|
||||||
*/
|
*/
|
||||||
#define SDRAM_MAX_SIZE 0x10000000 /* max. 256 MB */
|
#define SDRAM_MAX_SIZE 0x10000000 /* max. 256 MB */
|
||||||
#define CONFIG_SYS_GLOBAL_SDRAM_LIMIT (512 << 20) /* less than 512 MB */
|
#define CONFIG_SYS_GLOBAL_SDRAM_LIMIT (512 << 20) /* less than 512 MB */
|
||||||
|
@ -127,20 +128,28 @@
|
||||||
#define CONFIG_SYS_OR1 ((~(CONFIG_SYS_GLOBAL_SDRAM_LIMIT-1) & \
|
#define CONFIG_SYS_OR1 ((~(CONFIG_SYS_GLOBAL_SDRAM_LIMIT-1) & \
|
||||||
ORxS_SDAM_MSK) |\
|
ORxS_SDAM_MSK) |\
|
||||||
ORxS_BPD_4 |\
|
ORxS_BPD_4 |\
|
||||||
ORxS_ROWST_PBI1_A4 |\
|
|
||||||
ORxS_NUMR_13)
|
ORxS_NUMR_13)
|
||||||
|
|
||||||
#define CONFIG_SYS_PSDMR ( \
|
#define CONFIG_SYS_PSDMR ( \
|
||||||
PSDMR_PBI |\
|
PSDMR_PBI |\
|
||||||
PSDMR_SDAM_A17_IS_A5 |\
|
|
||||||
PSDMR_BSMA_A13_A15 |\
|
PSDMR_BSMA_A13_A15 |\
|
||||||
PSDMR_SDA10_PBI1_A6 |\
|
|
||||||
PSDMR_RFRC_5_CLK |\
|
PSDMR_RFRC_5_CLK |\
|
||||||
PSDMR_PRETOACT_2W |\
|
PSDMR_PRETOACT_2W |\
|
||||||
PSDMR_ACTTORW_2W |\
|
PSDMR_ACTTORW_2W |\
|
||||||
PSDMR_LDOTOPRE_1C |\
|
PSDMR_LDOTOPRE_1C |\
|
||||||
PSDMR_WRC_2C |\
|
PSDMR_WRC_2C |\
|
||||||
PSDMR_CL_2)
|
PSDMR_CL_2)
|
||||||
|
|
||||||
|
#define CONFIG_SYS_SDRAM_LIST { \
|
||||||
|
{ .size = 256 << 20, \
|
||||||
|
.or1 = ORxS_ROWST_PBI1_A4, \
|
||||||
|
.psdmr = PSDMR_SDAM_A17_IS_A5 | PSDMR_SDA10_PBI1_A6, \
|
||||||
|
}, \
|
||||||
|
{ .size = 128 << 20, \
|
||||||
|
.or1 = ORxS_ROWST_PBI1_A5, \
|
||||||
|
.psdmr = PSDMR_SDAM_A16_IS_A5 | PSDMR_SDA10_PBI1_A7, \
|
||||||
|
}, \
|
||||||
|
}
|
||||||
#endif /* defined(CONFIG_MGCOGE3NE) */
|
#endif /* defined(CONFIG_MGCOGE3NE) */
|
||||||
|
|
||||||
/* include further common stuff for all keymile 82xx boards */
|
/* include further common stuff for all keymile 82xx boards */
|
||||||
|
|
Loading…
Reference in a new issue