mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-25 06:00:43 +00:00
ARM: imx: Force DRAM regulators into FPWM mode on Data Modul i.MX8M Plus eDM SBC
In case the Buck5 and Buck6 regulators which supply DRAM Vdd1 and Vdd2/Vddq respectively operate in automatic PWM/PFM mode, the DRAM EDAC detects more correctable errors than if the regulators operate in forced PWM only mode. Force DRAM regulators to forced PWM mode only to stop tempting the DRAM. Signed-off-by: Marek Vasut <marex@denx.de> Reviewed-by: Fabio Estevam <festevam@gmail.com>
This commit is contained in:
parent
f4d15df831
commit
c4cc14433d
1 changed files with 5 additions and 0 deletions
|
@ -68,6 +68,11 @@ int data_modul_imx_edm_sbc_board_power_init(void)
|
|||
/* To avoid timing risk from SoC to ARM, increase VDD_ARM to OD voltage 0.95V */
|
||||
pmic_reg_write(dev, PCA9450_BUCK2OUT_DVS0, 0x1c);
|
||||
|
||||
/* DRAM Vdd1 always FPWM */
|
||||
pmic_reg_write(dev, PCA9450_BUCK5CTRL, 0x0d);
|
||||
/* DRAM Vdd2/Vddq always FPWM */
|
||||
pmic_reg_write(dev, PCA9450_BUCK6CTRL, 0x0d);
|
||||
|
||||
/* Set LDO4 and CONFIG2 to enable the I2C level translator. */
|
||||
pmic_reg_write(dev, PCA9450_LDO4CTRL, 0x59);
|
||||
pmic_reg_write(dev, PCA9450_CONFIG2, 0x1);
|
||||
|
|
Loading…
Reference in a new issue