mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-29 08:01:08 +00:00
ARM: renesas: Add generic timer initialization for V3U Falcon
Init the Generic Timer for V3U Falcon in early phase Signed-off-by: Koji Matsuoka <koji.matsuoka.xm@renesas.com> Signed-off-by: Hai Pham <hai.pham.ud@renesas.com> Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com>
This commit is contained in:
parent
4cfdcf3948
commit
b3494132f0
1 changed files with 25 additions and 0 deletions
|
@ -20,6 +20,31 @@ DECLARE_GLOBAL_DATA_PTR;
|
|||
#define CPGWPR 0xE6150000
|
||||
#define CPGWPCR 0xE6150004
|
||||
|
||||
#define EXTAL_CLK 16666600u
|
||||
#define CNTCR_BASE 0xE6080000
|
||||
#define CNTFID0 (CNTCR_BASE + 0x020)
|
||||
#define CNTCR_EN BIT(0)
|
||||
|
||||
static void init_generic_timer(void)
|
||||
{
|
||||
u32 freq;
|
||||
|
||||
/* Set frequency data in CNTFID0 */
|
||||
freq = EXTAL_CLK;
|
||||
|
||||
/* Update memory mapped and register based freqency */
|
||||
asm volatile ("msr cntfrq_el0, %0" :: "r" (freq));
|
||||
writel(freq, CNTFID0);
|
||||
|
||||
/* Enable counter */
|
||||
setbits_le32(CNTCR_BASE, CNTCR_EN);
|
||||
}
|
||||
|
||||
void s_init(void)
|
||||
{
|
||||
init_generic_timer();
|
||||
}
|
||||
|
||||
int board_early_init_f(void)
|
||||
{
|
||||
/* Unlock CPG access */
|
||||
|
|
Loading…
Reference in a new issue