mirror of
https://github.com/AsahiLinux/u-boot
synced 2025-02-17 22:49:02 +00:00
x86: coreboot: Look for DBG2 UART in SPL too
If coreboot does not set up sysinfo for the UART, SPL currently hangs. Use the DBG2 technique there as well. This allows coreboot64 to boot from coreboot even if the console info is missing from sysinfo Signed-off-by: Simon Glass <sjg@chromium.org> Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
This commit is contained in:
parent
0c45c76ced
commit
b1350636e6
2 changed files with 2 additions and 1 deletions
|
@ -54,4 +54,5 @@ CONFIG_SYS_64BIT_LBA=y
|
|||
CONFIG_SOUND=y
|
||||
CONFIG_SOUND_I8254=y
|
||||
CONFIG_CONSOLE_SCROLL_LINES=5
|
||||
CONFIG_SPL_ACPI=y
|
||||
# CONFIG_GZIP is not set
|
||||
|
|
|
@ -672,7 +672,7 @@ config COREBOOT_SERIAL
|
|||
config COREBOOT_SERIAL_FROM_DBG2
|
||||
bool "Obtain UART from ACPI tables"
|
||||
depends on COREBOOT_SERIAL
|
||||
default y if !SPL
|
||||
default y
|
||||
help
|
||||
Select this to try to find a DBG2 record in the ACPI tables, in the
|
||||
event that coreboot does not provide information about the UART in the
|
||||
|
|
Loading…
Add table
Reference in a new issue