mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-14 00:47:26 +00:00
mtd: spi-nor-core: Do not make invalid quad enable fatal
The Micron MT35XU512ABA flash does not support the quad enable bit. But instead of programming the Quad Enable Require field to 000b ("Device does not have a QE bit"), it is programmed to 111b ("Reserved"). While this is technically incorrect, it is not reason enough to abort BFPT parsing. Instead, continue BFPT parsing assuming there is no quad enable bit present. Signed-off-by: Pratyush Yadav <p.yadav@ti.com> Reviewed-by: Jagan Teki <jagan@amarulasolutions.com>
This commit is contained in:
parent
6b808e0864
commit
b058f108d7
1 changed files with 2 additions and 1 deletions
|
@ -2100,7 +2100,8 @@ static int spi_nor_parse_bfpt(struct spi_nor *nor,
|
||||||
break;
|
break;
|
||||||
#endif
|
#endif
|
||||||
default:
|
default:
|
||||||
return -EINVAL;
|
dev_dbg(nor->dev, "BFPT QER reserved value used\n");
|
||||||
|
break;
|
||||||
}
|
}
|
||||||
|
|
||||||
/* Stop here if JESD216 rev B. */
|
/* Stop here if JESD216 rev B. */
|
||||||
|
|
Loading…
Reference in a new issue