mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-24 21:54:01 +00:00
mmc: zynq_sdhci: Allow configuring zero Tap values
Allow configuring ITAP and OTAP values with zero to avoid failures in some cases (one of them is SD boot mode). Legacy, SDR12 modes require to program the ITAP and OTAP values as zero, whereas for SDR50 and SDR104 modes ITAP value is zero. In SD boot mode firmware configures the SD ITAP and OTAP values and in this case u-boot has to re-configure required tap values(including zero) based on the operating mode. Signed-off-by: Ashok Reddy Soma <ashok.reddy.soma@xilinx.com> Reviewed-by: Jaehoon Chung <jh80.chung@samsung.com> Signed-off-by: Michal Simek <michal.simek@xilinx.com>
This commit is contained in:
parent
8e34aa00e9
commit
affcba728b
1 changed files with 4 additions and 12 deletions
|
@ -198,9 +198,7 @@ static int sdhci_zynqmp_sdcardclk_set_phase(struct sdhci_host *host,
|
|||
* ZynqMP does not set phase for <=25MHz clock.
|
||||
* If degrees is zero, no need to do anything.
|
||||
*/
|
||||
if (SDHCI_GET_VERSION(host) < SDHCI_SPEC_300 ||
|
||||
timing == MMC_TIMING_LEGACY ||
|
||||
timing == MMC_TIMING_UHS_SDR12 || !degrees)
|
||||
if (SDHCI_GET_VERSION(host) < SDHCI_SPEC_300)
|
||||
return 0;
|
||||
|
||||
switch (timing) {
|
||||
|
@ -253,9 +251,7 @@ static int sdhci_zynqmp_sampleclk_set_phase(struct sdhci_host *host,
|
|||
* ZynqMP does not set phase for <=25MHz clock.
|
||||
* If degrees is zero, no need to do anything.
|
||||
*/
|
||||
if (SDHCI_GET_VERSION(host) < SDHCI_SPEC_300 ||
|
||||
timing == MMC_TIMING_LEGACY ||
|
||||
timing == MMC_TIMING_UHS_SDR12 || !degrees)
|
||||
if (SDHCI_GET_VERSION(host) < SDHCI_SPEC_300)
|
||||
return 0;
|
||||
|
||||
switch (timing) {
|
||||
|
@ -307,9 +303,7 @@ static int sdhci_versal_sdcardclk_set_phase(struct sdhci_host *host,
|
|||
* Versal does not set phase for <=25MHz clock.
|
||||
* If degrees is zero, no need to do anything.
|
||||
*/
|
||||
if (SDHCI_GET_VERSION(host) < SDHCI_SPEC_300 ||
|
||||
timing == MMC_TIMING_LEGACY ||
|
||||
timing == MMC_TIMING_UHS_SDR12 || !degrees)
|
||||
if (SDHCI_GET_VERSION(host) < SDHCI_SPEC_300)
|
||||
return 0;
|
||||
|
||||
switch (timing) {
|
||||
|
@ -370,9 +364,7 @@ static int sdhci_versal_sampleclk_set_phase(struct sdhci_host *host,
|
|||
* Versal does not set phase for <=25MHz clock.
|
||||
* If degrees is zero, no need to do anything.
|
||||
*/
|
||||
if (SDHCI_GET_VERSION(host) < SDHCI_SPEC_300 ||
|
||||
timing == MMC_TIMING_LEGACY ||
|
||||
timing == MMC_TIMING_UHS_SDR12 || !degrees)
|
||||
if (SDHCI_GET_VERSION(host) < SDHCI_SPEC_300)
|
||||
return 0;
|
||||
|
||||
switch (timing) {
|
||||
|
|
Loading…
Reference in a new issue