mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-11 15:37:23 +00:00
pinctrl: qcom: Add pinctrl driver for QCS404 SoC
Currently this pinctrl driver only supports BLSP UART2 specific pin configuration. Signed-off-by: Sumit Garg <sumit.garg@linaro.org> Reviewed-by: Ramon Fried <rfried.dev@gmail.com>
This commit is contained in:
parent
364c22a84a
commit
a8effc2ee4
4 changed files with 58 additions and 0 deletions
|
@ -15,4 +15,5 @@ obj-y += dram.o
|
|||
obj-y += pinctrl-snapdragon.o
|
||||
obj-y += pinctrl-apq8016.o
|
||||
obj-y += pinctrl-apq8096.o
|
||||
obj-y += pinctrl-qcs404.o
|
||||
obj-$(CONFIG_SDM845) += pinctrl-sdm845.o
|
||||
|
|
55
arch/arm/mach-snapdragon/pinctrl-qcs404.c
Normal file
55
arch/arm/mach-snapdragon/pinctrl-qcs404.c
Normal file
|
@ -0,0 +1,55 @@
|
|||
// SPDX-License-Identifier: GPL-2.0+
|
||||
/*
|
||||
* Qualcomm QCS404 pinctrl
|
||||
*
|
||||
* (C) Copyright 2022 Sumit Garg <sumit.garg@linaro.org>
|
||||
*/
|
||||
|
||||
#include "pinctrl-snapdragon.h"
|
||||
#include <common.h>
|
||||
|
||||
#define MAX_PIN_NAME_LEN 32
|
||||
static char pin_name[MAX_PIN_NAME_LEN] __section(".data");
|
||||
static const char * const msm_pinctrl_pins[] = {
|
||||
"SDC1_RCLK",
|
||||
"SDC1_CLK",
|
||||
"SDC1_CMD",
|
||||
"SDC1_DATA",
|
||||
"SDC2_CLK",
|
||||
"SDC2_CMD",
|
||||
"SDC2_DATA",
|
||||
};
|
||||
|
||||
static const struct pinctrl_function msm_pinctrl_functions[] = {
|
||||
{"blsp_uart2", 1},
|
||||
};
|
||||
|
||||
static const char *qcs404_get_function_name(struct udevice *dev,
|
||||
unsigned int selector)
|
||||
{
|
||||
return msm_pinctrl_functions[selector].name;
|
||||
}
|
||||
|
||||
static const char *qcs404_get_pin_name(struct udevice *dev,
|
||||
unsigned int selector)
|
||||
{
|
||||
if (selector < 120) {
|
||||
snprintf(pin_name, MAX_PIN_NAME_LEN, "GPIO_%u", selector);
|
||||
return pin_name;
|
||||
} else {
|
||||
return msm_pinctrl_pins[selector - 120];
|
||||
}
|
||||
}
|
||||
|
||||
static unsigned int qcs404_get_function_mux(unsigned int selector)
|
||||
{
|
||||
return msm_pinctrl_functions[selector].val;
|
||||
}
|
||||
|
||||
struct msm_pinctrl_data qcs404_data = {
|
||||
.pin_count = 126,
|
||||
.functions_count = ARRAY_SIZE(msm_pinctrl_functions),
|
||||
.get_function_name = qcs404_get_function_name,
|
||||
.get_function_mux = qcs404_get_function_mux,
|
||||
.get_pin_name = qcs404_get_pin_name,
|
||||
};
|
|
@ -119,6 +119,7 @@ static const struct udevice_id msm_pinctrl_ids[] = {
|
|||
#ifdef CONFIG_SDM845
|
||||
{ .compatible = "qcom,tlmm-sdm845", .data = (ulong)&sdm845_data },
|
||||
#endif
|
||||
{ .compatible = "qcom,tlmm-qcs404", .data = (ulong)&qcs404_data },
|
||||
{ }
|
||||
};
|
||||
|
||||
|
|
|
@ -28,5 +28,6 @@ struct pinctrl_function {
|
|||
extern struct msm_pinctrl_data apq8016_data;
|
||||
extern struct msm_pinctrl_data apq8096_data;
|
||||
extern struct msm_pinctrl_data sdm845_data;
|
||||
extern struct msm_pinctrl_data qcs404_data;
|
||||
|
||||
#endif
|
||||
|
|
Loading…
Reference in a new issue