Mirrors/u-boot
2
0
Fork 0
mirror of https://github.com/AsahiLinux/u-boot synced 2025-02-17 22:49:02 +00:00
Code Issues Projects Releases Packages Wiki Activity

ARM: zynq: Add DTSes for mini qspi configurations

Browse source 
Mini U-Boot is running out of OCM and it's only purpose is to program non
volatile memories. There are different configurations which qspi can be
that's why describe them via DT.
DT binding is already approved that's why there is no reason not to add it.

Signed-off-by: Michal Simek <michal.simek@amd.com>
Link: https://lore.kernel.org/r/e7d31a9d9c4a76e171eefc619f31fabd0831a614.1698329087.git.michal.simek@amd.com
This commit is contained in:
Michal Simek 2023-10-26 16:04:50 +02:00
parent da10dd10e0
commit a787618057
8 changed files with 141 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

7
arch/arm/dts/Makefile
View file

@ -423,6 +423,13 @@ dtb-$(CONFIG_ARCH_ZYNQMP) += \
zynqmp-mini-emmc1.dtb \
zynqmp-mini-nand.dtb \
zynqmp-mini-qspi.dtb \
zynqmp-mini-qspi-parallel.dtb \
zynqmp-mini-qspi-single.dtb \
zynqmp-mini-qspi-stacked.dtb \
zynqmp-mini-qspi-x1-single.dtb \
zynqmp-mini-qspi-x1-stacked.dtb \
zynqmp-mini-qspi-x2-single.dtb \
zynqmp-mini-qspi-x2-stacked.dtb \
zynqmp-sc-revB.dtb \
zynqmp-sc-revC.dtb \
zynqmp-sc-vek280-revA.dtbo \

21
arch/arm/dts/zynqmp-mini-qspi-parallel.dts Normal file
View file

@ -0,0 +1,21 @@
// SPDX-License-Identifier: GPL-2.0+
/*
* Xilinx ZynqMP QSPI Quad Parallel DTS
*
* Copyright (C) 2015 - 2017 Xilinx, Inc.
*/
#include "zynqmp-mini-qspi.dts"
/ {
model = "ZynqMP MINI QSPI PARALLEL";
};
&qspi {
num-cs = <2>;
};
&flash0 {
reg = <0>, <1>;
parallel-memories = /bits/ 64 <0x10000000 0x10000000>; /* 256MB */
};

12
arch/arm/dts/zynqmp-mini-qspi-single.dts Normal file
View file

@ -0,0 +1,12 @@
// SPDX-License-Identifier: GPL-2.0+
/*
* Xilinx ZynqMP QSPI single DTS
*
* Copyright (C) 2015 - 2017 Xilinx, Inc.
*/
#include "zynqmp-mini-qspi.dts"
/ {
model = "ZynqMP MINI QSPI SINGLE";
};

21
arch/arm/dts/zynqmp-mini-qspi-stacked.dts Normal file
View file

@ -0,0 +1,21 @@
// SPDX-License-Identifier: GPL-2.0+
/*
* Xilinx ZynqMP QSPI Quad Stacked DTS
*
* Copyright (C) 2015 - 2017 Xilinx, Inc.
*/
#include "zynqmp-mini-qspi.dts"
/ {
model = "ZynqMP MINI QSPI STACKED";
};
&qspi {
num-cs = <2>;
};
&flash0 {
reg = <0>, <1>;
stacked-memories = /bits/ 64 <0x10000000 0x10000000>; /* 256MB */
};

17
arch/arm/dts/zynqmp-mini-qspi-x1-single.dts Normal file
View file

@ -0,0 +1,17 @@
// SPDX-License-Identifier: GPL-2.0+
/*
* Xilinx ZynqMP QSPI x1 Single DTS
*
* Copyright (C) 2015 - 2017 Xilinx, Inc.
*/
#include "zynqmp-mini-qspi.dts"
/ {
model = "ZynqMP MINI QSPI X1 SINGLE";
};
&flash0 {
spi-tx-bus-width = <1>;
spi-rx-bus-width = <1>;
};

23
arch/arm/dts/zynqmp-mini-qspi-x1-stacked.dts Normal file
View file

@ -0,0 +1,23 @@
// SPDX-License-Identifier: GPL-2.0+
/*
* Xilinx ZynqMP QSPI x1 Stacked DTS
*
* Copyright (C) 2015 - 2017 Xilinx, Inc.
*/
#include "zynqmp-mini-qspi.dts"
/ {
model = "ZynqMP MINI QSPI X1 STACKED";
};
&qspi {
num-cs = <2>;
};
&flash0 {
reg = <0>, <1>;
stacked-memories = /bits/ 64 <0x10000000 0x10000000>; /* 256MB */
spi-tx-bus-width = <1>;
spi-rx-bus-width = <1>;
};

17
arch/arm/dts/zynqmp-mini-qspi-x2-single.dts Normal file
View file

@ -0,0 +1,17 @@
// SPDX-License-Identifier: GPL-2.0+
/*
* Xilinx CSE QSPI x2 Single DTS
*
* Copyright (C) 2015 - 2017 Xilinx, Inc.
*/
#include "zynqmp-mini-qspi.dts"
/ {
model = "ZynqMP MINI QSPI X2 SINGLE";
};
&flash0 {
spi-tx-bus-width = <2>;
spi-rx-bus-width = <2>;
};

23
arch/arm/dts/zynqmp-mini-qspi-x2-stacked.dts Normal file
View file

@ -0,0 +1,23 @@
// SPDX-License-Identifier: GPL-2.0+
/*
* Xilinx ZynqMP QSPI x2 Stacked DTS
*
* Copyright (C) 2015 - 2017 Xilinx, Inc.
*/
#include "zynqmp-mini-qspi.dts"
/ {
model = "ZynqMP MINI QSPI X2 STACKED";
};
&qspi {
num-cs = <2>;
};
&flash0 {
reg = <0>, <1>;
stacked-memories = /bits/ 64 <0x10000000 0x10000000>; /* 256MB */
spi-tx-bus-width = <2>;
spi-rx-bus-width = <2>;
};