mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-01 00:49:43 +00:00
imx:mx6sxsabresd add board level support for usb
Add pinmux settings, implement board_ehci_hcd_init, board_usb_phy_mode There are two usb port on mx6sxsabresd board: 1. otg port 2. host port The following are the connection between usb controller and board usb interface, host port has not ID pin set: otg1 core <---> board otg port otg2 core <---> board host port In order to make host port work, board_usb_phy_mode return USB_INIT_HOST to make host port work in HOST mode. Signed-off-by: Peng Fan <Peng.Fan@freescale.com> Signed-off-by: Ye Li <B37916@freescale.com>
This commit is contained in:
parent
3b9c1a5dc0
commit
a511a3e0e8
2 changed files with 63 additions and 0 deletions
|
@ -25,6 +25,8 @@
|
||||||
#include <netdev.h>
|
#include <netdev.h>
|
||||||
#include <power/pmic.h>
|
#include <power/pmic.h>
|
||||||
#include <power/pfuze100_pmic.h>
|
#include <power/pfuze100_pmic.h>
|
||||||
|
#include <usb.h>
|
||||||
|
#include <usb/ehci-fsl.h>
|
||||||
|
|
||||||
DECLARE_GLOBAL_DATA_PTR;
|
DECLARE_GLOBAL_DATA_PTR;
|
||||||
|
|
||||||
|
@ -252,6 +254,10 @@ int board_early_init_f(void)
|
||||||
/* Active high for ncp692 */
|
/* Active high for ncp692 */
|
||||||
gpio_direction_output(IMX_GPIO_NR(4, 16) , 1);
|
gpio_direction_output(IMX_GPIO_NR(4, 16) , 1);
|
||||||
|
|
||||||
|
#ifdef CONFIG_USB_EHCI_MX6
|
||||||
|
setup_usb();
|
||||||
|
#endif
|
||||||
|
|
||||||
return 0;
|
return 0;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
@ -272,6 +278,49 @@ int board_mmc_init(bd_t *bis)
|
||||||
return fsl_esdhc_initialize(bis, &usdhc_cfg[0]);
|
return fsl_esdhc_initialize(bis, &usdhc_cfg[0]);
|
||||||
}
|
}
|
||||||
|
|
||||||
|
#ifdef CONFIG_USB_EHCI_MX6
|
||||||
|
#define USB_OTHERREGS_OFFSET 0x800
|
||||||
|
#define UCTRL_PWR_POL (1 << 9)
|
||||||
|
|
||||||
|
static iomux_v3_cfg_t const usb_otg_pads[] = {
|
||||||
|
/* OGT1 */
|
||||||
|
MX6_PAD_GPIO1_IO09__USB_OTG1_PWR | MUX_PAD_CTRL(NO_PAD_CTRL),
|
||||||
|
MX6_PAD_GPIO1_IO10__ANATOP_OTG1_ID | MUX_PAD_CTRL(NO_PAD_CTRL),
|
||||||
|
/* OTG2 */
|
||||||
|
MX6_PAD_GPIO1_IO12__USB_OTG2_PWR | MUX_PAD_CTRL(NO_PAD_CTRL)
|
||||||
|
};
|
||||||
|
|
||||||
|
static void setup_usb(void)
|
||||||
|
{
|
||||||
|
imx_iomux_v3_setup_multiple_pads(usb_otg_pads,
|
||||||
|
ARRAY_SIZE(usb_otg_pads));
|
||||||
|
}
|
||||||
|
|
||||||
|
int board_usb_phy_mode(int port)
|
||||||
|
{
|
||||||
|
if (port == 1)
|
||||||
|
return USB_INIT_HOST;
|
||||||
|
else
|
||||||
|
return usb_phy_mode(port);
|
||||||
|
}
|
||||||
|
|
||||||
|
int board_ehci_hcd_init(int port)
|
||||||
|
{
|
||||||
|
u32 *usbnc_usb_ctrl;
|
||||||
|
|
||||||
|
if (port > 1)
|
||||||
|
return -EINVAL;
|
||||||
|
|
||||||
|
usbnc_usb_ctrl = (u32 *)(USB_BASE_ADDR + USB_OTHERREGS_OFFSET +
|
||||||
|
port * 4);
|
||||||
|
|
||||||
|
/* Set Power polarity */
|
||||||
|
setbits_le32(usbnc_usb_ctrl, UCTRL_PWR_POL);
|
||||||
|
|
||||||
|
return 0;
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
int board_init(void)
|
int board_init(void)
|
||||||
{
|
{
|
||||||
/* Address of boot parameters */
|
/* Address of boot parameters */
|
||||||
|
|
|
@ -198,6 +198,20 @@
|
||||||
#define CONFIG_PHYLIB
|
#define CONFIG_PHYLIB
|
||||||
#define CONFIG_PHY_ATHEROS
|
#define CONFIG_PHY_ATHEROS
|
||||||
|
|
||||||
|
|
||||||
|
#define CONFIG_CMD_USB
|
||||||
|
#ifdef CONFIG_CMD_USB
|
||||||
|
#define CONFIG_USB_EHCI
|
||||||
|
#define CONFIG_USB_EHCI_MX6
|
||||||
|
#define CONFIG_USB_STORAGE
|
||||||
|
#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
|
||||||
|
#define CONFIG_USB_HOST_ETHER
|
||||||
|
#define CONFIG_USB_ETHER_ASIX
|
||||||
|
#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
|
||||||
|
#define CONFIG_MXC_USB_FLAGS 0
|
||||||
|
#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
|
||||||
|
#endif
|
||||||
|
|
||||||
#define CONFIG_CMD_PCI
|
#define CONFIG_CMD_PCI
|
||||||
#ifdef CONFIG_CMD_PCI
|
#ifdef CONFIG_CMD_PCI
|
||||||
#define CONFIG_PCI
|
#define CONFIG_PCI
|
||||||
|
|
Loading…
Reference in a new issue